Interconnecting bit lines in memory devices for multiplexing
作者： Seiichi Aritome
DOI:
关键词:
摘要: An embodiment of a memory device has plurality conductive plugs formed on semiconductor substrate and pair successively adjacent first second bit lines overlying in contact with each the plugs.
lens.org 参考文章(8)
David E. Kotecki, Jeffrey P. Gambino, Gary B. Bronner, Carl J. Radens, Storage-capacitor electrode and interconnect ,(2000)
Zvi Orbach, Uzi Yoeli, Meir Janai, Mapping of gate arrays ,(1996)
Itsuo Hidaka, Layout structure of multiplexer cells ,(2004)
Koichi Takeda, Semiconductor memory device for decreasing a coupling capacitance ,(2001)
Akira Umezawa, Shigeru Atsumi, Toru Tanzawa, Seiji Yamada, Non-volatile semiconductor memory having column sub-selector layout pattern adaptable to miniaturization of memory cell ,(1999)
Ikuro Masuda, Hideo Maejima, Semiconductor integrated circuit device with at least one bipolar transistor arranged to provide a direct connection between a plurality of MOSFETs ,(1991)
Takashi Yabu, Fumio Baba, Kiyoshi Miyasaka, Jun-ichi Mogi, Semiconductor device having cross wires ,(1979)
Kitamura Masahiro, Fujieda Yoshio, SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME ,(2005)