Memory synchronization method and refresh control circuit
作者： Yukihiro Tanaka
DOI:
关键词:
摘要: Rank numbers specified by a second counter are refreshed in sequence using count value of first which is initialized synchronous reset signal and counts timing for performing refresh, the rank refresh control unit continuously case where active.
lens.org 参考文章(14)
Steven R. Tugenberg, Keith M. Klug, Functional lockstep arrangement for redundant processors ,(1990)
Kenneth C. Debacker, Charles E. Peet, John David Allison, Robert W. Horst, Refresh control for dynamic memory in multiple processor system ,(1990)
Glenn A. Tremblay, Richard D. Fiorentino, Diane T. McCauley, Robert M. Glorioso, James D. McCollum, Mario Troiani, Thomas Dale Bissett, Fault resilient/fault tolerant computing ,(1994)
Alessandro Scotti, Ezio Cislaghi, Renzo Pederzini, Semiconductor dynamic memory and related refreshing system ,(1976)
Michael L. Longwell, Keith D. Matteson, Terry J. Parks, Digital computer having a system for sequentially refreshing an expandable dynamic RAM memory circuit ,(1991)
Erik Muench, Paul A. Leveille, Thomas D. Bissett, Method for maintaining the synchronized execution in fault resilient/fault tolerant computer systems ,(1998)
塚原 克美, Katsumi Tsukahara, Fault tolerant computer, its transaction synchronous control method and program ,(2003)
Yoshinori Matsui, Semiconductor memory device and method of refreshing the semiconductor memory device ,(2005)
Yamaguchi Masafumi, Yamada Takahiro, Shimizu Yoshihiko, Yonekura Takeshi, Yamazaki Seiya, Kumagai Tomonori, DRAM REFRESH SYNCHRONOUS TYPE MEMORY DOUBLING DEVICE ,(2000)
Konakai Satoru, MEMORY REFRESHING METHOD ,(1999)