Continuous-Time Sigma-Delta for IF
作者： F. Gerfers , Y. Manoli , M. Ortmanns
DOI: 10.1007/978-1-4757-3724-0_10
关键词:
摘要: Deep submicron processing, the reduction of supply voltage as well increasing packaging density and overall low power requirements integrated circuits systems raise demand for novel circuit design techniques. An important building block such a mixed-signal system is an analog-to-digital converter (ADC). A multitude different ADC architectures were introduced over past decades [1] [2] [3]. The field application particular depends on achievable conversion speed, accuracy, susceptibility to imperfections, etc.
springer.com
springerlink.com参考文章(33)
Steven R. Norsworthy, Richard Schreier, Gabor C. Temes, Delta-Sigma Data Converters telecommunications and signal processing. pp. 317- 339 ,(1996) , 10.1109/9780470544358
A. Marques, V. Peluso, M.S. Steyaert, W.M. Sansen, Optimal parameters for /spl Delta//spl Sigma/ modulator topologies IEEE Transactions on Circuits and Systems Ii: Analog and Digital Signal Processing. ,vol. 45, pp. 1232- 1241 ,(1998) , 10.1109/82.718590
Chi-Hung Lin, M. Ismail, Synthesis and analysis of high-order cascaded continuous-time /spl Sigma//spl Delta/ modulators international conference on electronics circuits and systems. ,vol. 3, pp. 1693- 1696 ,(1999) , 10.1109/ICECS.1999.814501
M. Ortmanns, F. Gerfers, Y. Manoli, On the synthesis of cascaded continuous-time /spl Sigma//spl Delta/ modulators international symposium on circuits and systems. ,vol. 5, pp. 419- 422 ,(2001) , 10.1109/ISCAS.2001.922074
O. Oliaei, H. Aboushady, Jitter effects in continuous-time /spl Sigma//spl Delta/ modulators with delayed return-to-zero feedback international conference on electronics circuits and systems. ,vol. 1, pp. 351- 354 ,(1998) , 10.1109/ICECS.1998.813338
Behzad Razavi, Design of Analog CMOS Integrated Circuits ,(1999)
M. Ortmanns, F. Gerfers, L. Samid, Y. Manoli, Successful design of cascaded continuous-time /spl Sigma//spl Delta/ modulators international conference on electronics circuits and systems. ,vol. 1, pp. 321- 324 ,(2001) , 10.1109/ICECS.2001.957744
F. Gerfers, Kian Min Soh, M. Ortmanns, Y. Manoli, Figure of merit based design strategy for low-power continuous-time /spl Sigma//spl Delta/ modulators international symposium on circuits and systems. ,vol. 4, pp. 233- 236 ,(2002) , 10.1109/ISCAS.2002.1010432
Angel Pérez-Verdú, Angel Rodríguez-Vázquez, Fernando Medeiro, Top-Down Design of High-Performance Sigma-Delta Modulators ,(1998)
F. Medeiro, B. Perez-Verdu, J. Manuel de la Rosa, A. Rodriguez-Vazquez, Fourth-order cascade SC /spl Sigma//spl Delta/ modulators: a comparative study IEEE Transactions on Circuits and Systems I-regular Papers. ,vol. 45, pp. 1041- 1051 ,(1998) , 10.1109/81.728858