QoS policies and architecture for cache/memory in CMP platforms

作者: Ravi Iyer , Li Zhao , Fei Guo , Ramesh Illikkal , Srihari Makineni

DOI: 10.1145/1254882.1254886

关键词:

摘要: As we enter the era of CMP platforms with multiple threads/cores on die, diversity simultaneous workloads running them is expected to increase. The rapid deployment virtualization as a means consolidate single platform prime example this trend. In such scenarios, quality service (QoS) that each individual workload gets from can widely vary depending behavior simultaneously workloads. While number cores assigned be controlled, there no hardware or software support in today's control allocation resources cache space and memory bandwidth paper, propose QoS-enabled architecture for addresses problem. enables more (i.e. space) bandwidth) high priority applications based guidance operating environment. also allows dynamic resource reassignment during run-time further optimize performance application minimal degradation low priority. To achieve these goals, will describe hardware/software required well environment (O/S virtual machine monitor). Our evaluation framework consists detailed simulation models version Linux. Based experiments, show effectiveness summarize key findings/trade-offs.

参考文章(26)
James Laudon, Performance/Watt: the new server focus ACM Sigarch Computer Architecture News. ,vol. 33, pp. 5- 13 ,(2005) , 10.1145/1105734.1105737
Lisa R. Hsu, Steven K. Reinhardt, Ravishankar Iyer, Srihari Makineni, Communist, utilitarian, and capitalist cache policies on CMPs: caches as a shared resource international conference on parallel architectures and compilation techniques. pp. 13- 22 ,(2006) , 10.1145/1152154.1152161
Ravi Iyer, CQoS: a framework for enabling QoS in shared caches of CMP platforms international conference on supercomputing. pp. 257- 266 ,(2004) , 10.1145/1006209.1006246
Nauman Rafique, Won-Taek Lim, Mithuna Thottethodi, Architectural support for operating system-driven CMP cache management international conference on parallel architectures and compilation techniques. pp. 2- 12 ,(2006) , 10.1145/1152154.1152160
P. Kongetira, K. Aingaran, K. Olukotun, Niagara: a 32-way multithreaded Sparc processor IEEE Micro. ,vol. 25, pp. 21- 29 ,(2005) , 10.1109/MM.2005.35
Chitra Natarajan, Bruce Christenson, Fayé Briggs, A study of performance impact of memory controller features in multi-processor server environment Proceedings of the 3rd workshop on Memory performance issues in conjunction with the 31st international symposium on computer architecture - WMPI '04. pp. 80- 87 ,(2004) , 10.1145/1054943.1054954
Thomas Y. Yeh, Glenn Reinman, Fast and fair: data-stream quality of service compilers, architecture, and synthesis for embedded systems. pp. 237- 248 ,(2005) , 10.1145/1086297.1086328
P. Ranganathan, N. Jouppi, Enterprise IT trends and implications for architecture research high-performance computer architecture. pp. 253- 256 ,(2005) , 10.1109/HPCA.2005.14
Kyle J. Nesbit, Nidhi Aggarwal, James Laudon, James E. Smith, Fair Queuing Memory Systems international symposium on microarchitecture. pp. 208- 222 ,(2006) , 10.1109/MICRO.2006.24