Address mapping mechanism for behavioral memory enablement within a data processing system
作者： Ravi K. Arimilli , William J. Starke
DOI:
关键词:
摘要: A behavioral memory mechanism for performing address mappings within a data processing system is disclosed. The includes processor, real memory, converter, and an translator. has multiple locations, each of the locations associated with corresponding one many virtual locations. are divided into two non-overlapping regions, namely, architecturally visible region region. converter converts effective to address. utilized access memory. translator translates first second
lens.org 参考文章(10)
David Egolf, Processor emulation virtual memory address translation ,(1998)
Richard T. Witek, Paul T. Robinson, Judith S. Hall, Andrew H. Mason, Translation buffer for virtual machines with address space match ,(1992)
John A. Saba, Martin J. Schwartz, Richard Tang-Kong, Cpu having pipelined instruction unit and effective address calculation unit with retained virtual address capability ,(1992)
Steven W. White, Jack Wayne Kemp, G. Jeannette McWilliams, Virtual memory mapping method and system for memory management of pools of logical partitions for bat and TLB entries in a data processing system ,(1995)
Hideo Segawa, Toshio Okamoto, Mitsuo Saito, Osamu Wakamori, Method for managing virtual address space at improved space utilization efficiency ,(1993)
Stephen Joseph Schwinn, Kenichi Tsuchiya, Ronald Nick Kalla, Richard William Doing, Edward John Silha, Generating partition corresponding real address in partitioned mode supporting system ,(1999)
Paul D. Madland, Andrew F. Glew, Kris G. Konigsfeld, Jeffrey M. Abramson, Haitham Akkary, Mark A. Timko, Glenn J. Hinton, Method and apparatus for calculating effective memory addresses ,(1997)
Patrick W. Penzias Dirks, Method for allocation of address space in a virtual memory system ,(1995)
George A. Mann, Bruce E. Hayden, Processor emulation instruction counter virtual memory address translation ,(1999)
Ann Marie Maynard, Brian Chase Twichell, Computer memory address translation system ,(1999)