Strained dislocation-free channels for cmos and method of manufacture

作者: Dureseti Chidambarrao , Omer H. Dokumaci

DOI:

关键词:

摘要: A semiconductor device and a method of manufacturing device. The includes channels for pFET (40) an nFET (45). An SiGe layer (45a) is grown in the channel Si:C (40a) channel. match lattice network underlying Si (15) to create stress component overlying epitaxial (60). In one implementation, this causes compressive tensile further both channels. level should be greater than approximately 3 GPa.

参考文章(125)
H. Wurzer, R. Mahnkopf, H. Klose, Annealing of degraded npn-transistors/spl minus/mechanisms and modeling IEEE Transactions on Electron Devices. ,vol. 41, pp. 533- 538 ,(1994) , 10.1109/16.278506
M. Khater, J.-S. Rieh, T. Adam, A. Chinthakindi, J. Johnson, R. Krishnasamy, M. Meghelli, F. Pagette, D. Sanderson, C. Schnabel, K.T. Schonenberg, P. Smith, K. Stein, A. Stricker, S.-J. Jeng, D. AhIgren, G. Freeman, SiGe HBT technology with f/sub max//f/sub T/=350/300 GHz and gate delay below 3.3 ps international electron devices meeting. pp. 247- 250 ,(2004) , 10.1109/IEDM.2004.1419122