Method and apparatus for phase-lock in a field programmable gate array (FPGA)
作者： Michael A. Baxter
DOI:
关键词:
摘要: An apparatus for performing phase-lock in a field programmable gate array includes phase detector configured to determine difference between carry logic oscillator signal and reference clock signal; combinational circuit coupled the detector, adapted function as variable oscillator, further generate signal. A method includes: using determining
lens.org 参考文章(38)
Sami M. Hinedi, Biren N. Shah, Ramin Sadr, Parallel Digital Phase-Locked Loops ,(1995)
Sitaramarao S. Yechuri, Phase locked loop with digital vernier control ,(1998)
Dietmar Ehrhardt, PLL (Phase Locked Loop) Verstärkertechnik. pp. 270- 278 ,(1992) , 10.1007/978-3-322-83026-5_24
Shyun Liu, Matt Adams, Steve Grider, Wendell Little, Microcontroller with selectable oscillator source ,(1998)
Stephen T. Janesch, Carl R. Stevenson, Phase locked loop having direct digital synthesizer dividers and improved phase detector ,(1999)
John K. Eitrheim, Adjustable duty cycle clock generator ,(1995)
Ivan F. Sutherland, Asynchronous first-in-first-out register structure ,(1987)
Mahmut Kemal Ebcioglu, Barbara Alane Chappell, Terry Ivan Chappell, Stanley Everett Schuster, Virtual multi-port RAM ,(1991)
Laurin Ashby, Timothy R. Jones, Paul E. Fletcher, Digital phase lock loop for a gate array ,(1991)
David Jefferson, Programmable logic device with logic signal delay compensated clock network ,(2000)