Low power and write-enhancement RHBD 12T SRAM cell for aerospace applications

作者: Govind Prasad , Bipin Chandra Mandi , Maifuz Ali

DOI: 10.1007/S10470-020-01786-8

关键词:

摘要: In aerospace applications, the conventional Static Random Access Memories (SRAMs) are facing high soft error problems like a single event upset. Several radiation-hardened based design (RHBD) twelve-transistor (12T) Dice, 12T We-Quatro SRAM cells, etc., had been developed to address problems. But they all consuming comparatively more total and static power with delay area. The 10T cell reduce dissipation area overhead. analysis of shows write failure at high-frequency. An RHBD has proposed in this paper. consumes less total, compared Dice cell, respectively. critical charge hold noise margin have improved cell. simulated result that provided comparable area, speed, good writability under process variations. Finally, Monte Carlo Simulation cells 45 nm CMOS technology validates efficiency

参考文章(40)
Govind Prasad, Alekhya Anand, Statistical analysis of low-power SRAM cell structure Analog Integrated Circuits and Signal Processing. ,vol. 82, pp. 349- 358 ,(2015) , 10.1007/S10470-014-0463-1
J. D. Black, P. E. Dodd, K. M. Warren, Physics of Multiple-Node Charge Collection and Impacts on Single-Event Characterization and Soft Error Rate Prediction IEEE Transactions on Nuclear Science. ,vol. 60, pp. 1836- 1851 ,(2013) , 10.1109/TNS.2013.2260357
T. Calin, M. Nicolaidis, R. Velazco, Upset hardened memory design for submicron CMOS technology IEEE Transactions on Nuclear Science. ,vol. 43, pp. 2874- 2878 ,(1996) , 10.1109/23.556880
S. Mukhopadhyay, H. Mahmoodi, K. Roy, Modeling of failure probability and statistical design of SRAM array for yield enhancement in nanoscaled CMOS IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. ,vol. 24, pp. 1859- 1880 ,(2005) , 10.1109/TCAD.2005.852295
Shah M. Jahinuzzaman, David J. Rennie, Manoj Sachdev, A Soft Error Tolerant 10T SRAM Bit-Cell With Differential Read Capability IEEE Transactions on Nuclear Science. ,vol. 56, pp. 3768- 3773 ,(2009) , 10.1109/TNS.2009.2032090
E. Grossar, M. Stucchi, K. Maex, W. Dehaene, Read Stability and Write-Ability Analysis of SRAM Cells for Nanometer Technologies IEEE Journal of Solid-state Circuits. ,vol. 41, pp. 2577- 2588 ,(2006) , 10.1109/JSSC.2006.883344
T. Heijmen, D. Giot, P. Roche, Factors that impact the critical charge of memory elements international on-line testing symposium. pp. 57- 62 ,(2006) , 10.1109/IOLTS.2006.35
S.M. Jahinuzzaman, M. Sharifkhani, M. Sachdev, An Analytical Model for Soft Error Critical Charge of Nanometric SRAMs IEEE Transactions on Very Large Scale Integration Systems. ,vol. 17, pp. 1187- 1195 ,(2009) , 10.1109/TVLSI.2008.2003511
Ihsen Alouani, Wael M. Elsharkasy, Ahmed M. Eltawil, Fadi J. Kurdahi, Smail Niar, AS8-static random access memory (SRAM): asymmetric SRAM architecture for soft error hardening enhancement Iet Circuits Devices & Systems. ,vol. 11, pp. 89- 94 ,(2017) , 10.1049/IET-CDS.2015.0318