Programmable active memories: reconfigurable systems come of age

作者: J.E. Vuillemin , P. Bertin , D. Roncin , M. Shand , H.H. Touati

DOI: 10.1109/92.486081

关键词:

摘要: Programmable active memories (PAM) are a novel form of universal reconfigurable hardware coprocessor. Based on field-programmable gate array (FPGA) technology, PAM is virtual machine, controlled by standard microprocessor, which can be dynamically and indefinitely reconfigured into large number application-specific circuits. PAM's offer new mixture performance software versatility. We review the important architectural features PAM's, through example DECPeRLe-1, an experimental device built in 1992. programming presented, contrast to classical gate-array full custom circuit design. Our emphasis large, code-generated synchronous systems descriptions; no compromise made with regard target exhibit dozen applications where technology proves superior, both cost, every other existing including supercomputers, massively parallel machines, conventional hardware. The fields covered include computer arithmetic, cryptography, error correction, image analysis, stereo vision, video compression, sound synthesis, neural networks, high-energy physics, thermodynamics, biology astronomy. At comparable computing power virtually available exceeds that processors factor 10 1000, depending specific application, A shrink increases gap between PAM's. By Noyce's law, we predict how much will widen time.

参考文章(29)
Frederick Furtek, A field-programmable gate array for systolic computing Proceedings of the 1993 symposium on Research on integrated systems. pp. 183- 200 ,(1993)
Mark Schlack, Digital Equipment Corp. Datamation archive. ,vol. 39, pp. 27- 28 ,(1993)
Ernest F. Brickell, A Survey of Hardware Implementations of RSA Conference on the Theory and Application of Cryptology. pp. 368- 370 ,(1989) , 10.1007/0-387-34805-0_34
George W. Simon, Peter N. Brandt, Laurence J. November, Göran B. Scharmer, Richard A. Shine, Large-Scale Photospheric Motions: First Results from an Extraordinary Eleven-Hour Granulation Observation Solar Surface Magnetism. ,vol. 433, pp. 261- 270 ,(1994) , 10.1007/978-94-011-1188-1_23
D. Roncin, J. Vuillemin, P. Bertin, Introduction to programmable active memories Systolic array processors. pp. 301- 309 ,(1990)
John L. Hennessy, David A. Patterson, Computer Architecture: A Quantitative Approach ,(1989)
D. Hill, B. Britton, B. Oswald, N. -S. Woo, S. Singh, C. -T. Chen, B. Krambeck, ORCA: A new architecture for high-performance FPGAs Lecture Notes in Computer Science. pp. 52- 60 ,(1993) , 10.1007/3-540-57091-8_29
Marcin Skubiszewski, A Hardware Emulator for Binary Neural Networks Springer, Dordrecht. pp. 555- 558 ,(1990) , 10.1007/978-94-009-0643-3_2
Ernest A. Brickell, A survey of hardware implementations of RSA (abstract) international cryptology conference. pp. 368- 370 ,(1989)