A Hardware Emulator for Binary Neural Networks
作者： Marcin Skubiszewski
DOI: 10.1007/978-94-009-0643-3_2
关键词:
摘要: A neural network emulator is described in this paper. The device can implement networks of various architectures, provided that the inputs and outputs neurons are binary.
springer.com
core.ac.uk
sci-hub.st 参考文章(2)
D. Roncin, J. Vuillemin, P. Bertin, Introduction to programmable active memories Systolic array processors. pp. 301- 309 ,(1990)
E.H.L. Aarts, P.J.M. Laarhoven, Simulated annealing : an introduction Statistica Neerlandica. ,vol. 43, pp. 31- 52 ,(1989) , 10.1111/J.1467-9574.1989.TB01245.X