Cache pre-fetch architecture and method
作者： Gil Stoler , Tarek Rohana , Adi Habusha
DOI:
关键词:
摘要: Embodiments of the present disclosure provide a system on chip (SOC) comprising processing core, and cache including instruction port, data port utilization circuitry configured to selectively fetch instructions through pre-fetch port. Other embodiments are also described claimed.
lens.org 参考文章(22)
Bartholomew Blaner, Arnold Steven Tran, Kenneth Anthony Lauricella, Henry Harvey Burkhart, Clarence Rosser Ogilvie, Robert Dov Herzl, Real time invariant behavior cache ,(1998)
William Panepinto, Thomas F. Joyce, Out of store indicator for a cache store in test mode ,(1977)
Robert Depta, Mass memory device and method for operating a mass memory device ,(2004)
Mark S. Isfeld, Niles E. Strohl, Michael H. Bowman, Input/output bus architecture with parallel arbitration ,(1993)
David B. Witt, Computer memory architecture including a replacement cache ,(1993)
Masaru Kitsuregawa, Takashi Oeda, Kazuhiko Mogi, Storage system having means for acquiring execution information of database management system ,(2002)
Garrett M. Drapala, Michael Fee, Deanna P. Dunn, Dynamic data transfer control method and apparatus for shared SMP computer systems ,(2007)
James R. Magro, SDRAM read prefetch from multiple master devices ,(1999)
Jay C. Pattin, Earl T. Cohen, Master-slave cache system with de-coupled data and tag pipelines and loop-back ,(1996)