Design and analysis of 8 bit fully segmented digital to analog converter

作者: Arpit Kumar Baranwal , Anurag , Balwinder Singh

DOI: 10.1109/RAECS.2015.7453307

关键词:

摘要: This paper presents design of an 8-bit 1.8V fully segmented digital to analog converter (DAC) using 180nm CMOS technology. DAC is essential part signal processor. Digital employed in processing signals and providing output the form current or voltage for corresponding binary input. The differential non linearity a shows variation 1LSB change at input that accuracy data conversion. To achieve low more accurate conversion designed with unary coding steering technique. INL DNL achieved this research work are 0.145LSB 0.013LSB respectively. power consumption simulated as 99.67mW.

参考文章(7)
Nianxiong Nick Tan, J. Jacob Wikner, Mikael Gustavsson, CMOS Data Converters for Communications ,(2000)
Xueqing Li, Qi Wei, Huazhong Yang, Code-independent output impedance: A new approach to increasing the linearity of current-steering DACs international conference on electronics, circuits, and systems. pp. 216- 219 ,(2011) , 10.1109/ICECS.2011.6122252
Astria Nur Irfansyah, Torsten Lehmann, Julian Jenkins, Tara Julia Hamilton, Analysis and design considerations of systematic nonlinearity for sigma-delta current-steering DAC ieee region 10 conference. pp. 108- 111 ,(2013) , 10.1109/TENCONSPRING.2013.6584427
Minkyu Song, Hansoo Lee, Wonchul Song, A Fully Integrated Current-Steering 10-b CMOS D/A Converter with a Self-Calibrated Current Bias Circuit Analog Integrated Circuits and Signal Processing. ,vol. 44, pp. 251- 259 ,(2005) , 10.1007/S10470-005-3012-0
Santanu Sarkar, Swapna Banerjee, An 8-bit 1.8 V 500 MSPS CMOS Segmented Current Steering DAC 2009 IEEE Computer Society Annual Symposium on VLSI. pp. 268- 273 ,(2009) , 10.1109/ISVLSI.2009.12
Chun-Yueh Huang, Tsung-Tien Hou, Hung-Yu Wang, A 12-bit 250-MHz current-steering DAC international conference on asic. ,vol. 1, pp. 411- 414 ,(2005) , 10.1109/ICASIC.2005.1611348