A dynamically adaptive DSP for heterogeneous reconfigurable platforms
作者： Luca Vanzolini , Antonio Deledda , Matteo Pizzotti , Andrea Lodi , Fabio Campi
关键词:
摘要: This paper describes a digital signal processor based on multi-context, dynamically reconfigurable datapath, suitable for inclusion as an IP-block in complex SoC design projects. The IP was realized CMOS 090 nm technology. most relevant features offered by the proposed architecture with respect to state of art are zero over head switching between successive configurations, area and energy computational density kernels (average 2 GOPS/mm2, 0.2GOPS/mW) relatively small occupation (18 mm2), making it acceleration or upgrade multi-core heterogeneous embedded platforms. is delivered software tool chain providing application developer algorithmic analysis space exploration ANSI C, no utilization hardware-related constructs description languages.
acm.org
sci-hub.st 参考文章(13)
Ivo Bolsens, Challenges and Opportunities for FPGA Platforms field programmable logic and applications. pp. 391- 392 ,(2002) , 10.1007/3-540-46117-5_41
S. Ciricescu, R. Essick, B. Lucas, P. May, K. Moat, J. Norris, M. Schuette, A. Saidi, The reconfigurable streaming vector processor (RSVP/spl trade/) international symposium on microarchitecture. pp. 141- 150 ,(2003) , 10.1109/MICRO.2003.1253190
Todor Cooklev, Air Interface for Fixed Broadband Wireless Access Systems Wiley-IEEE Standards Association. pp. 225- 333 ,(2004) , 10.1109/9781118098837.CH4
M. Vorbach, R. Becker, Reconfigurable processor architectures for mobile phones international parallel and distributed processing symposium. pp. 181- ,(2003) , 10.1109/IPDPS.2003.1213334
Michael Schuette, Ray Essick, Kent Moat, Brian Lucas, Ali Saidi, Jim Norris, Silviu Ciricescu, Phil May, The Reconfigurable Streaming Vector Processor (RSVPTM) international symposium on microarchitecture. pp. 141- 150 ,(2003) , 10.5555/956417.956540
H. Singh, Ming-Hau Lee, Guangming Lu, F.J. Kurdahi, N. Bagherzadeh, E.M. Chaves Filho, MorphoSys: an integrated reconfigurable system for data-parallel and computation-intensive applications IEEE Transactions on Computers. ,vol. 49, pp. 465- 481 ,(2000) , 10.1109/12.859540
S. Leibson, J. Kim, Configurable processors: a new era in chip design IEEE Computer. ,vol. 38, pp. 51- 59 ,(2005) , 10.1109/MC.2005.226
A. DeHon, The density advantage of configurable computing Computer. ,vol. 33, pp. 41- 49 ,(2000) , 10.1109/2.839320
W.H. Mangione-Smith, B. Hutchings, D. Andrews, A. DeHon, C. Ebeling, R. Hartenstein, O. Mencer, J. Morris, K. Palem, V.K. Prasanna, H.A.E. Spaanenburg, Seeking solutions in configurable computing IEEE Computer. ,vol. 30, pp. 38- 43 ,(1997) , 10.1109/2.642810
Guang R. Gao, Yue-Bong Wong, Qi Ning, A timed Petri-net model for fine-grain loop scheduling Proceedings of the ACM SIGPLAN 1991 conference on Programming language design and implementation - PLDI '91. ,vol. 26, pp. 204- 218 ,(1991) , 10.1145/113445.113463