Rotary router
作者： Pablo Abad , Valentin Puente , José Angel Gregorio , Pablo Prieto
关键词:
摘要: The trend towards increasing the number of processor cores and cache capacity in future Chip-Multiprocessors (CMPs), will require scalable packet-switched interconnection networks adapted to restrictions imposed by CMP environment. This paper presents an innovative router design, which successfully addresses cost/performance constraints. structure is based on two independent rings, force packets circulate either clockwise or anti-clockwise, traveling through every port router. It uses a completely decentralized scheduling scheme, allows design to: (1) take advantage wide links, (2) reduce Head Line blocking, (3) use adaptive routing, (4) be topology agnostic, (5) scale with network degree, (6) have reasonable power consumption implementation cost. A thorough comparative performance analysis against competitive conventional routers shows for our proposal up 50 % terms raw nearly 60 energy-delay product.
acm.org
sci-hub.se 参考文章(35)
David Kuck, Justin Rattner, Kevin Kahn, Shekhar Borkar, Pradeep Dubey, Hans Mulder, Steve Pawlowski, Platform 2015: Intel ® Processor and Platform Evolution for the Next Decade ,(2005)
Brian Patrick Towles, William James Dally, Principles and Practices of Interconnection Networks ,(2004)
E. Krevat, Y. Moatti, M. Blumrich, M. Ohmacht, L. Kissel, A.R. Umamaheshwaran, P. Vranas, A. Ruehli, B. Gopalsamy, M.P. Kurhekar, C. Cascaval, T. Liebsch, C. Wait, R. Barik, A. Muff, K. Dockser, T. Jamal-Eddine, G. Bhanot, M. Eleftheriou, K. Strauss, M. Gupta, M. Tubbs, A. Gara, R. Garg, V. Pandit, S. Rus, P. Song, P. Crumley, W. Barrett, J.S. Vetter, T. Takken, J.E. Moreira, J. Marcella, B. Drehmel, G. Ulsh, K. Yates, L. Ceze, A. Schram, B. Fitch, J. Wittrup, J. Gunnels, M. Newton, R.B. Pudota, R. Regan, B. Hilgart, A. Okomo, C. Engel, J. Esch, K.M. Desai, F. Kasemkhani, D. Hill, M. Rouse, L.K. Liu, E. Shmueli, T. Domany, M. Sharma, M.K. Seager, V. Srinivasan, B. Rubin, Y. Aridor, M. Bae, C. Surovic, A. Deutsch, A. Misra, P. Verma, M. Lu, C. Erway, W. Chan, D. Chen, D. Beece, M. Wazlowski, L. Mok, R.B. Tremaine, D. Krolak, T.J.C. Ward, R. Bellofatto, T.M. Cipolla, D. Hoenicke, A. Sanomiya, R.A. Haring, J. Gagliano, D. Heidel, M.E. Giampapa, G.S. Almasi, S. Hall, M. Mendell, D. Lieber, R. Swetz, M. Tsao, P. Coteus, G. Almasi, E. Schenfeld, G. Chiu, G.V. Kopcsay, R. Rand, A.P. Lanzetta, B.J. Nathanson, J. Brunheroto, A.A. Bright, M.B. Dombrowa, R. Germain, W. Donath, L.M. Herger, R. Bickford, P. Heidelberger, B.D. Steinmacher-Burow, A. Oliner, F. Gustavson, J. Castanos, S. Singh, R.K. Sahoo, S. Chatterjee, N.R. Adiga, C.T. Li, R.D. Jackson, An Overview of the BlueGene/L Supercomputer conference on high performance computing (supercomputing). pp. 1- 22 ,(2002) , 10.5555/762761.762787
S.S. Mukherjee, P. Bannon, S. Lang, A. Spink, D. Webb, The Alpha 21364 network architecture IEEE Micro. ,vol. 22, pp. 26- 35 ,(2002) , 10.1109/40.988687
V. Puente, C. Izu, R. Beivide, J.A. Gregorio, F. Vallejo, J.M. Prellezo, The Adaptive Bubble Router Journal of Parallel and Distributed Computing. ,vol. 61, pp. 1180- 1208 ,(2001) , 10.1006/JPDC.2001.1746
P. Kongetira, K. Aingaran, K. Olukotun, Niagara: a 32-way multithreaded Sparc processor IEEE Micro. ,vol. 25, pp. 21- 29 ,(2005) , 10.1109/MM.2005.35
Wolfgang Karl, International Symposium on Computer Architecture (ISCA 2004) Information Technology. ,vol. 46, ,(2004) , 10.1524/ITIT.46.2.103.29083
Kunle Olukotun, Lance Hammond, The Future of Microprocessors Queue. ,vol. 3, pp. 26- 29 ,(2005) , 10.1145/1095408.1095418
James Balfour, William J. Dally, Design tradeoffs for tiled CMP on-chip networks Proceedings of the 20th annual international conference on Supercomputing - ICS '06. pp. 187- 198 ,(2006) , 10.1145/1183401.1183430
Parviz Kermani, Leonard Kleinrock, Virtual cut-through: A new computer communication switching technique Computer Networks. ,vol. 3, pp. 267- 286 ,(1979) , 10.1016/0376-5075(79)90032-1