MiniDeviation: An Efficient Multi-Stage Bus-Aware Global Router
作者： Ting-Chi Wang , Weida Zhu , Xinghai Zhang , Genggeng Liu , Wenzhong Guo
DOI: 10.1109/VLSI-DAT49148.2020.9196219
关键词:
摘要: As the number of signal nets increases significantly, global routing buses becomes an increasingly important and difficult problem. In this paper, to match timing buses, we propose efficient multi-stage bus-aware algorithm called MiniDeviation that is based on several techniques: 1) a deviation-driven segment shifting, 2) double maze strategy, 3) post-routing scheme. Compared with existing algorithms, experimental results show proposed router achieves best for both total wirelength deviation overflow.
sci-hub.st 参考文章(13)
Fan Mo, Robert K. Brayton, Semi-detailed bus routing with variation reduction international symposium on physical design. pp. 143- 150 ,(2007) , 10.1145/1231996.1232025
Ran Zhang, Tieyuan Pan, Li Zhu, Takahiro Watanabe, A length matching routing method for disordered pins in PCB design asia and south pacific design automation conference. pp. 402- 407 ,(2015) , 10.1109/ASPDAC.2015.7059038
Wen-Hao Liu, Wei-Chun Kao, Yih-Lang Li, Kai-Yuan Chao, NCTU-GR 2.0: Multithreaded Collision-Aware Global Routing With Bounded-Length Maze Routing IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. ,vol. 32, pp. 709- 722 ,(2013) , 10.1109/TCAD.2012.2235124
Wen-Hao Liu, Yih-Lang Li, Cheng-Kok Koh, A fast maze-free routing congestion estimator with hybrid unilateral monotonic routing international conference on computer aided design. pp. 713- 719 ,(2012) , 10.1145/2429384.2429539
C. Chu, Yiu-Chung Wong, FLUTE: Fast Lookup Table Based Rectilinear Steiner Minimal Tree Algorithm for VLSI Design IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. ,vol. 27, pp. 70- 83 ,(2008) , 10.1109/TCAD.2007.907068
Tan Yan, Martin D. F. Wong, BSG-Route: A Length-Constrained Routing Scheme for General Planar Topology IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. ,vol. 28, pp. 1679- 1690 ,(2009) , 10.1109/TCAD.2009.2030352
Yen-Jung Chang, Yu-Ting Lee, Jhih-Rong Gao, Pei-Ci Wu, Ting-Chi Wang, NTHU-Route 2.0: A Robust Global Router for Modern Designs IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. ,vol. 29, pp. 1931- 1944 ,(2010) , 10.1109/TCAD.2010.2061590
R. Kastner, E. Bozorgzadeh, M. Sarrafzadeh, Pattern routing: use and theory for increasing predictability and avoiding coupling IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. ,vol. 21, pp. 777- 790 ,(2002) , 10.1109/TCAD.2002.1013891
Yao-Wen Chang, Huang-Yu Chen, Chin-Hsiung Hsu, High-performance global routing with fast overflow reduction asia and south pacific design automation conference. pp. 582- 587 ,(2009) , 10.5555/1509633.1509769
Grace Li Zhang, Bing Li, Ulf Schlichtmann, PieceTimer: a holistic timing analysis framework considering setup/hold time interdependency using a piecewise model international conference on computer aided design. pp. 100- ,(2016) , 10.1145/2966986.2967064