Dynamically Configuring Regions of a Main Memory in a Write-Back Mode or a Write-Through Mode
作者： Mithuna S. Thottethodi , Jaewoong Sim , Gabriel H. Loh
DOI:
关键词:
摘要: The described embodiments include a main memory and cache (or “cache”) with controller that includes mode-setting mechanism. In some embodiments, the mechanism is configured to dynamically determine an access pattern for memory. Based on determined pattern, configures at least one region of in write-back mode other regions write-through mode. these when performing write operation memory, determines whether where block from or then performs corresponding
lens.org 参考文章(6)
Naveen Bhoria, Abhijeet Ashok Chachad, David Matthew Thompson, Raguram Damodaran, Programmable Address-Based Write-Through Cache Control ,(2015)
Margaret R. Herubin, Mark Bluhm, David A. Courtright, Douglas E. Duschatko, Jeffrey S. Byrne, Raul A. Garibay, Marvin W. Martinez, Coherency for write-back cache in a system designed for write-through cache including write-back latency control ,(1994)
Abraham Karel Riemens, Pieter Van Der Wolf, Van De Waerdt Jan-Willem, Cache management policy and corresponding device ,(2009)
Arijit Biswas, Dynamic cache write policy ,(2012)
John I. Garney, Michael K. Eschmann, Sanjeev N. Trika, Merging write-back and write-through cache policies ,(2004)
Abid Ahmad, Subbarao Vanka, Prasanna Rupasinghe, Mark Lalich, Dynamic cache coherency method and apparatus using both write-back and write-through operations ,(1995)