Circuit generation based on zero wire load assertions
作者： Plotkin Limor , Raz Shiran , Maroz Yaniv , Geva Ofer
DOI:
关键词:
摘要: Zero wire load based assertions are generated. A zero report is generated for a set of logic in hardware description language corresponding to circuit design. identified the design by parsing part on real data values best case delays one or more input pins and output plurality macros may be fabricated assertions.
lens.org 参考文章(9)
Alexander Woerner, Kurt Lind, Wilhelm Haller, Ulrich Krauch, Method and system to fix early mode slacks in a circuit design ,(2013)
Charles Jay Alpert, Stephen T. Quay, Zhuo Li, Jose L. P. Neves, Robert M. Averill, Early design cycle optimzation ,(2012)
Ashvin M. Dsouza, Automatic approximation of assumptions for formal property verification ,(2009)
Timothy Michael Burks, Robert Edward Mains, Method for performing timing analysis of a clock-shaping circuit ,(1996)
Peter Mell, Tim Grance, The NIST Definition of Cloud Computing Special Publication (NIST SP) - 800-145. ,vol. 23, pp. 50- 50 ,(2011) , 10.6028/NIST.SP.800-145
Donald J. O'Riordan, System and method for automated simulator assertion synthesis and digital equivalence checking ,(2013)
Ravichander Ledalla, Kerim Kalafala, Debjit Sinha, Christine Casey, Method of hierarchical timing closure of VLSI circuits using partially disruptive feedback assertions ,(2015)
Wang Weihuang, Schmidt Gerald, Hutchison Guy, Theivendran Premshanth, APPROACHFOR LOGIC SIGNAL GROUPING AND RTL GENERATION USING XML ,(2016)