Redundant source synchronous busses
作者： David Paul Chengson
DOI:
关键词:
摘要: A system and method for providing redundant source synchronous communication links. The includes a communications bus coupling first component second component. clock one or more data channels where each channel transmitter. termination systems receiving signals generated in channel. plurality of first, third transmission line portions. Each portion is coupled to transmitter the further like transistor switches. switch an input port, two output ports primary switches operable switching signal received from at port either ports. by portions, respectively,
lens.org 参考文章(6)
Fu-Chieh Hsu, Wing Yu Leung, Memory modules with high speed latched sense amplifiers ,(2001)
Fu-Chieh Hsu, Wingyu Leung, Circuit module redundancy architecture process ,(1997)
Winston Lee, Fu-Chieh Hsu, Wingyu Leung, Dynamic address mapping and redundancy in a modular memory device ,(2000)
Bruce Millar, Peter B. Gillingham, High bandwidth memory interface ,(2007)
Guy H. Humphrey, Driver circuit for a high speed transceiver ,(1998)
Alper Ilkbahar, Method and apparatus for glitch protection for input buffers in a source-synchronous environment ,(1999)