Floating-gate memory cell
作者： Garo Derderian , Nirmal Ramaswamy
DOI:
关键词:
摘要: A floating-gate memory cell has a tunnel dielectric layer that overlies silicon-containing semiconductor substrate and is adjacent trench formed in the substrate. layer, having at least one layer. An intergate control gate first silicon oxide on an edge of extends across portion second sidewall
lens.org 参考文章(7)
Toshiharu Furukawa, Jack A. Mandelman, Byeongju Park, William R. Tonti, Dan Moy, SOI hybrid structure with selective epitaxial growth of silicon ,(2002)
Effendi Leobandung, Devendra K. Sadana, Dominic J. Schepis, Ghavam Shahidi, Process of fabricating planar and densely patterned silicon-on-insulator structure ,(1999)
Azrul Halim, Darlene G. Hamilton, Colin Bill, Edward V. Bautista, Ken Cheong Cheah, On-chip repair of defective address of core flash memory cells ,(2002)
Douglas R. Sparks, Method for dielectrically isolating integrated circuits using doped oxide sidewalls ,(1992)
Gangadhara S. Mathad, Subhash B. Kulkarni, Rajiv M. Ranade, Kevin K. Chan, Novel method to achieve increased trench depth, independent of CD as defined by lithography ,(2002)
Donald McAlpine Kenney, Method of fabricating vertical epitaxial SOI transistor ,(1994)
Leonard Forbes, Wendell P. Noble, High density vertical SRAM cell using bipolar latchup induced by gated diode breakdown ,(2001)