Method for planarizing a semiconductor topography using a spin-on glass material with a variable chemical-mechanical polish rate

作者: Robert Dawson , Kenneth J. Ponder

DOI:

关键词:

摘要: A method is provided for forming a planarization structure of dielectrical materials upon substrate topography. The dielectric are deposited as first and second insulating layers. second, then the layers partially removed by chemical-mechanical polish (CMP). Prior to CMP, layer variable chemical mechanical properties can be fixed at preferred or characteristic which makes it more less susceptible subsequent CMP. Accordingly, present invention utilizes adjustable necessary adequately planarize during application

参考文章(20)
Srinivasan Sivaram, Hubert Bath, Kenneth Monnig, Alvaro Maury, Robert Tolles, Planarizing interlevel dielectrics by chemical-mechanical polishing Solid State Technology. ,vol. 35, pp. 87- 92 ,(1992)
Kwang-Ming Lin, Lih-Shyng Tsai, Jiunn-Jyi Lin, Shu-Lan Ying, Method for field inversion free multiple layer metallurgy VLSI processing ,(1991)
Subhash Gupta, Steven C. Avanzino, Jacob D. Haskell, Craig S. Sander, Method of planarization of topologies in integrated circuit structures ,(1990)
Peter Austin Burke, Michael Albert Leach, Polishstop planarization method and structure ,(1994)
Kurt S. Heidinger, Jon Candelaria, Dual layer passivation ,(1982)
Bernard Steele Meyerson, Vishnubhai Vitthalbhai Patel, Mark Anthony Jaso, Paul Bradley Jones, Cvd diamond or diamond-like carbon for chemical-mechanical polish etch stop ,(1991)
Derryl D. J. Allman, Kenneth P. Fuchs, Global planarization using SOG and CMP ,(1992)