Optimized routing strategy for multiple synchronous bus groups

作者: Melvin Peterson

DOI:

关键词:

摘要: A bus routing strategy for a printed circuit board is disclosed. The ensures that traces coupled to plurality of synchronous devices are not routed through the center region each package, trace in approximately same length, minimizes length over which “neckdown” occurs, and without making sharp turns. By using this strategy, propagation time differences within group minimized. Also, regions under package available vias connected bypass capacitors.

参考文章(8)
Joseph D. Brown, Robert J. Wharton, Eric R. Daniel, Versatile printed circuit board for testing processing reliability ,(1997)
Jing Sua Goh, Min Yu Chan, Kian Teng Eng, Siu Waf Low, Flexible pin location integrated circuit package ,(1997)
Toshiyasu Sakata, Akira Katsumata, Method of and system for routing ,(1995)
Craig A. Miller, Kevin B. Leigh, Christopher E. Simonich, Robert Brett Costley, David R. Wooten, Scalable tree structured high speed input/output subsystem architecture ,(1993)
Yuji Kitamura, Ichiro Nakatsukasa, Gate array arrangement ,(1988)