Partially reconfigurable programmable logic device
作者： Kevin A. Norman , Rakesh H. Patel
DOI:
关键词:
摘要: Various embodiments of a programmable logic device (PLD) capable being dynamically partially reconfigured are disclosed. The PLD provides circuitry for changing its configuration data in whole or part without halting the operation nor losing any state PLD. In one embodiment, injection added to FIFO architecture allow user inject at random locations disturbing functionality another is designed provide address wide frame accessing bits. This allows and reconfiguration.
lens.org 参考文章(10)
Edmond Y. Cheung, Charles R. Erickson, Configuration logic to eliminate signal contention during reconfiguration ,(1995)
Joseph Andrew Iadanza, System and method for dynamically reconfiguring a programmable gate array ,(1996)
Lawrence C. Hung, Programmable logic device with partially configurable memory cells and a method for configuration ,(1994)
Timothy J. Mennitt, James W. Sloan, John P. Warren, Semiconductor device with test-only contacts and method for making the same ,(1992)
Paul T. Lin, Michael B. Mcshane, Thin, molded, surface mount electronic device ,(1990)
Frederic C. Amerson, William R. Mason, Block segmentation of configuration lines for fault tolerant programmable logic device ,(1995)
Charles M. C. Tan, Time multiplexing a plurality of configuration settings of a programmable switch element in a FPGA ,(1996)
Shidong Zhou, High speed PLD "AND" array with separate nonvolatile memory ,(1996)
Peter K. Hazen, Michael P. Vital, Rodney R. Rozman, Nonvolatile memory with a programmable configuration cell and a configuration logic for temporarily reconfiguring the memory without altering the programmed state of the configuration cell ,(1995)