Three-dimensional integrated circuit and manufacturing method therefor

作者: Masao Fujitsu Ltd. Pat.Dep. Taguchi , Takashi Fujitsu Ltd. Pat.Dep. Kato

DOI:

关键词:

摘要: The present invention is directed to a three-dimensional stacked IC and method for forming on base plate. includes unit semiconductor IC, which has constituent ICs formed either one surface or both surfaces of substrate. In addition, the have plurality conducting posts buried in penetrating through substrate insulated therefrom. interconnection terminals provided sides connecting other By stacking plural plate, very large scale can be fabricated. Each bulk silicon substrate, therefore excellent quality obtained. This also applied fabrication ROM structure such as PROM MASK ROM, using single ICs, wherein wiring second

参考文章(10)
Grinberg, Nudd, Etchells, A Cellular VLSI Architecture IEEE Computer. ,vol. 17, pp. 69- 81 ,(1984) , 10.1109/MC.1984.1658933
M. Yasumoto, H. Hayama, T. Enomoto, Promissing new fabrication process developed for stacked LSI's international electron devices meeting. ,vol. 30, pp. 816- 819 ,(1984) , 10.1109/IEDM.1984.190852
Bernard M. Kemlage, Richard C. Joy, John L. Mauer, Isolation for high density integrated circuits ,(1981)
Yoneda Yasuhiro, Fukuyama Shunichi, Nishii Kota, Miyagawa Masashi, FLATTENING METHOD OF IRREGULAR SURFACE SUBSTRATE ,(1986)