A nonvolatile ferroelectric RAM with common plate folded bit-line cell and enhanced data sensing scheme

作者: Byung-Gil Jeon , Mun-Kyu Choi , Yoonjong Song , Kinam Kim

DOI: 10.1109/ISSCC.2001.912423

关键词:

摘要: … by enabling the sense amplifier after disabling word line [3]. … a bit-line reference capacitor as reference bit-line loading … 1a, and the SPL_PR signal in SWPD_O discharges the SPL …

参考文章(6)
Byung-Gil Jeon, Mun-Kyu Choi, Yoonjong Song, Seung-Kyu Oh, Yeonbae Chung, Kang-Deog Suh, Kinam Kim, A 0.4 /spl mu/m 3.3 V 1T1C 4 Mb nonvolatile ferroelectric RAM with fixed bit-line reference voltage scheme and data protection circuit international solid-state circuits conference. ,vol. 35, pp. 1690- 1694 ,(2000) , 10.1109/4.881216
T. Sumi, N. Moriwaki, G. Nakane, T. Nakakuma, Y. Judai, Y. Uemoto, Y. Nagano, S. Hayashi, M. Azuma, E. Fujii, S.-I. Katsu, T. Otsuki, L. McMillan, C. Paz de Araujo, G. Kano, A 256 kb nonvolatile ferroelectric memory at 3 V and 100 ns international solid-state circuits conference. pp. 268- 269 ,(1994) , 10.1109/ISSCC.1994.344646
R. Womack, D. Tolsch, A 16 kb ferroelectric nonvolatile memory with a bit parallel architecture international solid-state circuits conference. pp. 242- 243 ,(1989) , 10.1109/ISSCC.1989.48273
R. Ogiwara, S. Tanaka, Y. Itoh, T. Miyakawa, Y. Takeuchi, S.M. Doumae, H. Takenaka, I. Kunishima, S. Shuto, O. Hidaka, S. Ohtsuki, A 0.5-/spl mu/m, 3-V 1T1C, 1-Mbit FRAM with a variable reference bit-line voltage scheme using a fatigue-free reference capacitor international solid-state circuits conference. ,vol. 35, pp. 545- 551 ,(1999) , 10.1109/4.839914
T. Sumi, A 256kb nonvolatile ferroelectric memory at 3V and 100ns ISSCC Dig. Tech. Papers. pp. 268- 269 ,(1994)
Yeonbae Chung, Mun-Kyu Choi, Seung-Kyu Oh, Byung-Gil Jeon, Kang-Deog Suh, A 3.3-V 4-Mb nonvolatile ferroelectric RAM with a selectively-driven double-pulsed plate read/write-back scheme symposium on vlsi circuits. pp. 97- 98 ,(1999) , 10.1109/VLSIC.1999.797249