Logic verification device, logic verification method and logic verification computer program

摘要: A logic verification device, a method and computer program that can reduce the number of steps involved in designing circuit particularly when designed is subjected to modification at spot where an error detected. The device comprises data converter section adapted convert real be processed for into vice versa, verifier operate said temporary modifier acquire result candidate corresponding pre-selected as modify on basis acquired data.