Semiconductor integrated circuit with phase adjusting function and system using the same

作者: Shigeki Yonemori , Isao Sezaki

DOI:

关键词:

摘要: A semiconductor integrated circuit includes a register for storing designated value and delay element group delaying an input signal by quantity set based on the to output delayed as signal. The further PLL inputting clock outputting phase adjustment In this case, is supplied

参考文章(8)
John A. Beck, Kenneth J. Stern, Linear jitter attenuator ,(1989)
Atsumu Soda, Takayuki Takeda, Jeremy Brayley, Audio rate converter ,(1995)
Jeffrey Smith, Ian Young, Keng L. Wong, Microprocessor PLL clock circuit with selectable delayed feedback ,(1992)
Hamano Tetsuo, Morokuni Shinichi, SEMICONDUCTOR INTEGRATED CIRCUIT INCORPORATING MEMORY ,(1991)
Miyazawa Shoichi, Hase Kenichi, Hirano Akihiko, Hotta Ryutaro, Kojima Shinichi, Uragami Ken, PHASE LOCKED CIRCUIT, STORAGE DEVICE AND MAGNETIC DISK STORAGE DEVICE ,(1991)
巌 石鍋, Saimu Edo, 光二 今澤, Koji Imazawa, Iwao Ishinabe, サイム エド, Yutaka Okada, 豊 岡田, Memory control method ,(1995)