作者: Shigeki Yonemori , Isao Sezaki
DOI:
关键词:
摘要: A semiconductor integrated circuit includes a register for storing designated value and delay element group delaying an input signal by quantity set based on the to output delayed as signal. The further PLL inputting clock outputting phase adjustment In this case, is supplied