Method for an Enhanced Assembly Planning Process with Systematic Virtual Reality Inclusion

作者: Pascal A. Winkes , Jan C. Aurich

DOI: 10.1016/J.PROCIR.2015.08.007

关键词:

摘要: Abstract The use of Virtual Reality (VR) technology is a promising approach to eliminate crucial problems in assembly planning. This presents an enhanced planning process with valuable integrated VR assistance for definite structured detection failures. It integrates the validation workshop after specification step process. Detailed holistic instructions preparation and are given. includes data flow model, hardware requirements team structure as well testing single steps evaluating Further, procedure improving those imperfections during developed. Changes will be written back into specifications book implemented physical factory. leads improvement failures before realization new station.

参考文章(13)
Claudia Hendrix, Woodrow Barfield, The sense of presence within auditory virtual environments Presence: Teleoperators & Virtual Environments. ,vol. 5, pp. 290- 301 ,(1996) , 10.1162/PRES.1996.5.3.290
T. Lim, J.M. Ritchie, R. Sung, Z. Kosmadoudi, Y. Liu, A.G. Thi, Haptic virtual reality assembly – Moving towards Real Engineering Applications IntechOpen. pp. 694- 721 ,(2010) , 10.5772/8695
B. Frohlich, H. Tramberend, A. Beers, M. Agrawala, D. Baraff, Physically-based manipulation on the Responsive Workbench ieee virtual reality conference. pp. 5- 11 ,(2000) , 10.1109/VR.2000.840357
J.C. Aurich, D. Ostermayer, C.H. Wagenknecht, Improvement of manufacturing processes with virtual reality-based CIP workshops International Journal of Production Research. ,vol. 47, pp. 5297- 5309 ,(2009) , 10.1080/00207540701816569
Samir Garbaya, U. Zaldivar-Colado, The affect of contact force sensations on user performance in virtual assembly tasks Virtual Reality. ,vol. 11, pp. 287- 299 ,(2007) , 10.1007/S10055-007-0075-5
Abhishek Seth, Judy M. Vance, James H. Oliver, Virtual reality for assembly methods prototyping: a review Virtual Reality. ,vol. 15, pp. 5- 20 ,(2011) , 10.1007/S10055-009-0153-Y
Sankar Jayaram, Uma Jayaram, Yong Wang, H. Tirumali, K. Lyons, P. Hart, VADE: a Virtual Assembly Design Environment IEEE Computer Graphics and Applications. ,vol. 19, pp. 44- 50 ,(1999) , 10.1109/38.799739