Modifying RAS timing based on wait states to accommodate different speed grade DRAMs
作者： James O. Mergard , Robert P. Gittinger
DOI:
关键词:
摘要: A DRAM control circuit accommodates different speed grade DRAMs by modifying the RAS strobe. number of wait states are inserted into a access cycle, having start time and an end time, between cycle. When is zero, deasserted at first relative to least one, second earlier than thereby increasing row address strobe precharge time.
lens.org 参考文章(7)
Michael J. Hock, Woven conveyor belt splice fabric and conveyor belt splice formed therewith ,(1992)
Jeffery M. Michelsen, Mitchell A. Stones, N+0.5 wait state programmable DRAM controller ,(1991)
Gary W. Thome, Michael P. Moriarty, John E. Larson, Memory controller having precharge prediction based on processor and PCI bus cycles ,(1994)
Sang Hoo Dhong, Wei Hwang, A high speed dynamic, random access memory with extended reset/precharge time ,(1991)
Troy A. Manning, Burst EDO memory device with maximized write cycle timing ,(1995)
Seiji Yanagita, Programmable RAS/CAS generation circuit ,(1995)
Victor F. Andrade, Kelly M. Horton, Prepaging during PCI master initiated wait cycles ,(1996)