作者: Ruben Molina , Alexander Tetelbaum , Subodh Bhike
DOI:
关键词:
摘要: A method and computer program for static timing analysis includes receiving as input minimum maximum stage delays two corners of an integrated circuit design. path slack a setup check is calculated from the function net clock cycle interval T_clk, launch delay T_LP, capture T_CP, data T_DP, first de-rating factor Y1. hold second Y2. The generated output.