Apparatus and method for circuit simulation which accounts for parasitic elements

摘要: A simulation method of performing a circuit by extracting resistances and capacitances from layout data circuit, on the basis positional relationship between transistors, well contact interconnections, sub-contact interconnections data. Parasitic parasitic in conductive regions sub-terminals transistors are evaluated. apparatus for is also disclosed.