Memory systems with variable delays for write data signals
作者： Frederick A. Ware
DOI:
关键词:
摘要: Systems and methods for generating write data signals having variable delays use in operations to memory components are provided. These systems include receiving a signal corresponding valid or timing (also referred as signal) turn multiple delayed versions of the signals. The system selects one these writing components.
google.se参考文章(179)
Neal D. Margulis, Takatoshi Ishii, Burst-mode DRAM ,(1993)
Mark William Kellogg, Bruce Gerard Hazelzet, Timothy Jay Dell, SIMM/DIMM memory module ,(1998)
Barry Joe Wolford, Configurable DDR write-channel phase advance and delay capability ,(2001)
Gottfried Andreas Goldrian, Compensation of chip to chip clock skew ,(1996)
William D. Llewellyn, Simplified window de-skewing in a serial data receiver ,(1994)
Randy M. Bonella, John B. Halbert, Digital system of adjusting delays on circuit boards ,(2001)
Churoo Park, Soo-In Cho, Method and circuit for testing a semiconductor memory device operating at high frequency ,(1998)
Patrick A. Tucci, Method for incorporating window strobe in a data synchronizer ,(1990)
Steve T. Pancoast, Dwayne T. Crump, Multiprocessor integrated circuit with video refresh logic employing instruction/data caching and associated timing synchronization ,(1995)