Semiconductor memory chip

作者: Martin Streibl , Paul Wallner , Christian Sichert , Yukio Fukuzo , Peter Gregorius

DOI:

关键词:

摘要: A semiconductor memory chip includes: a reception interface section for receiving external data, command, and address signals in form of serial signal frames; an intermediate data buffer intermediately storing write and, optionally, mask bits to be written cell array; core having bank organized decoder decoding derived from frame received the writing/reading in/from one or more banks array accordance with write/read command within provided as between commands included frames outputting addresses, read/write access indication buffer.

参考文章(7)
Wingyu Leung, Kit Sang Tam, Caching in a multi-processor computer system ,(1998)
Michael G. Fung, Paul M-Bhor Chiang, Dual-edge extended data out memory ,(1997)
Craig E. Hampel, Richard M. Barth, Ely K. Tsern, Donald C. Stark, Memory device having a read pipeline and a delay locked loop ,(2005)
Mark W. Kellogg, Timothy J. Dell, Claude L. Bertin, Erik L. Hedberg, High bandwidth DRAM with low operating power modes ,(1998)
Mark William Kellogg, Wilbur David Pricer, Timothy Jay Dell, Erik Leigh Hedberg, Michael Patrick Clinton, Input port switching protocol for a random access memory ,(1997)