作者: Martin Streibl , Paul Wallner , Christian Sichert , Yukio Fukuzo , Peter Gregorius
DOI:
关键词:
摘要: A semiconductor memory chip includes: a reception interface section for receiving external data, command, and address signals in form of serial signal frames; an intermediate data buffer intermediately storing write and, optionally, mask bits to be written cell array; core having bank organized decoder decoding derived from frame received the writing/reading in/from one or more banks array accordance with write/read command within provided as between commands included frames outputting addresses, read/write access indication buffer.