The MORPHEUS Heterogeneous Dynamically Reconfigurable Platform
作者： Arnaud Grasset , Philippe Millet , Philippe Bonnot , Sami Yehia , Wolfram Putzke-Roeming
DOI: 10.1007/S10766-010-0160-3
关键词:
摘要: Reconfigurable computing offers a wide range of low cost and efficient solutions for embedded systems. The proper choice the reconfigurable device, granularity its processing elements memory architecture highly depend on type application their data flow. Existing either offer fine grain FPGAs, which rely hardware synthesis flow maximum degree flexibility, or coarser solutions, are usually more suitable particular applications. In this paper, we present MORPHEUS architecture, versatile heterogeneous System-on-Chip targeting streaming presented exploits different technologies at several computation granularities that efficiently address applications needs. order to exploit implemented complete software solution map C architecture. describe toolset provide concrete use cases
springer.com
sci-hub.se 参考文章(28)
Bingfeng Mei, Serge Vernalde, Diederik Verkest, Hugo De Man, Rudy Lauwereins, ADRES: An Architecture with Tightly Coupled VLIW Processor and Coarse-Grained Reconfigurable Matrix field-programmable logic and applications. pp. 61- 70 ,(2003) , 10.1007/978-3-540-45234-8_7
Joël Cambonie, Sylvain Guérin, Ronan Keryell, Loïc Lagadec, Bernard Pottier, Olivier Sentieys, Bernt Weber, Samar Yazdani, Compiler and System Techniques for soc Distributed Reconfigurable Accelerators international conference / workshop on embedded computer systems: architectures, modeling and simulation. pp. 293- 302 ,(2004) , 10.1007/978-3-540-27776-7_31
E.M. Panainte, K. Bertels, S. Vassiliadis, Instruction scheduling for dynamic hardware configurations [M-JPEG encoder case study] design, automation, and test in europe. pp. 100- 105 ,(2005) , 10.1109/DATE.2005.184
Erik Markert, Sebastian Goller, Uwe Pross, Axel Schneider, Joachim Knäblein, Ulrich Heinkel, Ethernet Based In-Service Reconfiguration of SoCs in Telecommunication Networks Architecture of Computing Systems (ARCS), 2007 20th International Conference on. pp. 195- 203 ,(2007) , 10.1007/978-90-481-2427-5_15
André DeHon, Balancing interconnect and computation in a reconfigurable computing array (or, why you don't really want 100% LUT utilization) Proceedings of the 1999 ACM/SIGDA seventh international symposium on Field programmable gate arrays - FPGA '99. pp. 69- 78 ,(1999) , 10.1145/296399.296431
Kun-Cheng Wu, Yu-Wen Tsai, Structured ASIC, evolution or revolution? international symposium on physical design. pp. 103- 106 ,(2004) , 10.1145/981066.981088
H. Singh, Ming-Hau Lee, Guangming Lu, F.J. Kurdahi, N. Bagherzadeh, E.M. Chaves Filho, MorphoSys: an integrated reconfigurable system for data-parallel and computation-intensive applications IEEE Transactions on Computers. ,vol. 49, pp. 465- 481 ,(2000) , 10.1109/12.859540
Elena Moscu Panainte, Koen Bertels, Stamatis Vassiliadis, The Molen compiler for reconfigurable processors ACM Transactions in Embedded Computing Systems. ,vol. 6, pp. 6- ,(2007) , 10.1145/1210268.1210274
Guang R. Gao, Yue-Bong Wong, Qi Ning, A timed Petri-net model for fine-grain loop scheduling Proceedings of the ACM SIGPLAN 1991 conference on Programming language design and implementation - PLDI '91. ,vol. 26, pp. 204- 218 ,(1991) , 10.1145/113445.113463
Stéphane Chevobbe, Stéphane Guyetant, Reducing reconfiguration overheads in heterogeneous multicore RSoCs with predictive configuration management International Journal of Reconfigurable Computing. ,vol. 2009, pp. 8- ,(2009) , 10.1155/2009/390167