Modeling a Set of Functional Test Sequences as a Single Sequence for Test Compaction
作者： Irith Pomeranz
DOI: 10.1109/TVLSI.2014.2370751
关键词:
摘要: This paper describes a new model for set of test sequences where $S$ is described by single functional sequence $T$ . Using this model, procedure that compacts all the in simultaneously. enhances ability to compact compared with procedures consider individually. It also allows be redefined. If different have substantially lengths, repartitioning more uniform lengths obtained. After repartitioning, additional compaction can achieved. includes these operations based on modeling as sequence.
sci-hub.se 参考文章(13)
J. Saxena, K.M. Butler, V.B. Jayaram, S. Kundu, N.V. Arvind, P. Sreeprakash, M. Hachinger, A case study of ir-drop in structured at-speed testing international test conference. ,vol. 1, pp. 1098- 1104 ,(2003) , 10.1109/TEST.2003.1271098
S. Sde-Paz, E. Salomon, Frequency and Power Correlation between At-Speed Scan and Functional Tests international test conference. pp. 1- 9 ,(2008) , 10.1109/TEST.2008.4700586
P.C. Maxwell, R.C. Aitken, K.R. Kollitz, A.C. Brown, IDDQ and AC scan: the war against unmodelled defects international test conference. pp. 250- 258 ,(1996) , 10.1109/TEST.1996.556969
Irith Pomeranz, Concatenation of Functional Test Subsequences for Improved Fault Coverage and Reduced Test Length IEEE Transactions on Computers. ,vol. 61, pp. 899- 904 ,(2012) , 10.1109/TC.2011.107
Panagiotis Linardis, Michael Dimopoulos, Efficient static compaction of test sequence sets through the application of set covering techniques design, automation, and test in europe. ,vol. 1, pp. 10194- ,(2004) , 10.5555/968878.969069
M. Dimopoulos, P. Linardis, Accelerating the compaction of test sequences in sequential circuits through problem size reduction IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. ,vol. 22, pp. 1443- 1449 ,(2003) , 10.1109/TCAD.2003.818118
Praveen K. Parvathala, Srinivas Patil, Irith Pomeranz, Estimating the Fault Coverage of Functional Test Sequences Without Fault Simulation asian test symposium. pp. 25- 32 ,(2007) , 10.1109/ATS.2007.18
R.K. Roy, T.M. Niermann, J.H. Patel, J.A. Abraham, R.A. Saleh, Compaction of ATPG-generated test sequences for sequential circuits international conference on computer aided design. pp. 382- 385 ,(1988) , 10.1109/ICCAD.1988.122533
M. Sonza Reorda, F. Corno, P. Prinetto, M. Rebaudengo, New static compaction techniques of test sequences for sequential circuits european design and test conference. pp. 37- 43 ,(1997) , 10.5555/787260.787764
I. Pomeranz, S.M. Reddy, Vector restoration based static compaction of test sequences for synchronous sequential circuits international conference on computer design. pp. 360- 365 ,(1997) , 10.1109/ICCD.1997.628895