Assertion-based verification of RTOS properties
作者： Marcio F. S. Oliveira , Henning Zabel , Wolfgang Mueller
关键词:
摘要: Today, mobile and embedded real time systems have to cope with the migration allocation of multiple software tasks running on top a operating system (RTOS) residing one or several processors. For scaling each task set processor configuration, instruction simulation worst case timing analysis are typically applied. This paper presents complementary approach for verification RTOS properties based an abstract RTOS-Model in SystemC. We apply IEEE P1850 PSL which we present first experiences assertion-based properties.
acm.org
sci-hub.st 参考文章(19)
Rainer Domer, Daniel D. Gajski, Haobo Yu, Software synthesis for system-on-chip California State University at Long Beach. ,(2005)
Ziv Glazberg, Mark Moulin, Avigail Orni, Sitvanit Ruah, Emmanuel Zarpas, PSL: Beyond Hardware Verification Springer, Dordrecht. pp. 245- 260 ,(2007) , 10.1007/978-1-4020-6254-4_19
Prih Hastono, Sorin A. Huss, Stephan Klaus, An integrated SystemC framework for real-time scheduling assessments in system level ,(2004)
Peter Puschner, Alan Burns, Guest Editorial: A Review of Worst-Case Execution-TimeAnalysis worst case execution time analysis. ,vol. 18, pp. 115- 128 ,(2000) , 10.1023/A:1008119029962
Y. Lahbib, M.-A. Ghrab, M. Hechkel, F. Ghenassia, R. Tourki, A new synchronization policy between PSL checkers and SystemC designs at transaction level International Conference on Design and Test of Integrated Systems in Nanoscale Technology, 2006. DTIS 2006.. pp. 85- 90 ,(2006) , 10.1109/DTIS.2006.1708698
Fabiano Hessel, Vitor M. Da Rosa, Carlos Eduardo Reif, César Marcon, Tatiana Gadelha Serra Dos Santos, Scheduling refinement in abstract RTOS models ACM Transactions in Embedded Computing Systems. ,vol. 5, pp. 342- 354 ,(2006) , 10.1145/1151074.1151079
H. Posadas, J. A. Adamez, E. Villar, F. Blasco, F. Escuder, RTOS modeling in SystemC for real-time embedded SW simulation: A POSIX model Design Automation for Embedded Systems. ,vol. 10, pp. 209- 227 ,(2005) , 10.1007/S10617-006-9725-1
Gunar Schirner, Andreas Gerstlauer, Rainer Domer, Abstract, Multifaceted Modeling of Embedded Processors for System Level Design asia and south pacific design automation conference. pp. 384- 389 ,(2007) , 10.1109/ASPDAC.2007.358016
Andreas Gerstlauer, Daniel D. Gajski, Haobo Yu, RTOS Modeling for System Level Design design, automation, and test in europe. pp. 10130- 10135 ,(2003) , 10.5555/789083.1022716
Franco Fummi, Graziano Pravadelli, Paolo Destro, A smooth refinement flow for co-designing HW and SW threads design, automation, and test in europe. pp. 105- 110 ,(2007) , 10.5555/1266366.1266391