Control device for a buffer memory with reconfigurable partitioning
作者： Yannick Société Civile S.P.I.D. Deville
DOI:
关键词:
摘要: Control device for a buffer memory which distinguishes information of the "instruction" type and "data" type, replaces stored with current according to at least replacement algorithm. It comprises partitioning means (30) make available, one said types therefore called limited amount memory, delocalized in and, when item has be loaded while been overloaded by (40) load it priority replacing replaceable type. The value can updated. programmed means.
lens.org 参考文章(14)
Fan K. F. Hung, Adaptive segment control and method for simulating a multi-segment cache ,(1990)
Douglas R. Kraft, Edgar R. Goodrich, Method and apparatus for implementing an algorithm associated with stored information ,(1983)
Kozo Yamano, Fumihiko Miyazawa, Yasuyuki Iwata, Hajime Fukuzawa, Translation look-aside buffer control system with multiple prioritized buffers ,(1988)
William F. Beausoleil, Tak-Kwong Ng, Most recently used address translation system with least recently used (LRU) replacement ,(1989)
Donald M. Walters, Paul G. Schnizlein, Re-configurable block length cache ,(1990)
Donald W. Oxley, Satish M. Thatte, Cache hierarchy design for use in a memory management unit ,(1985)
Norman H Kreitzer, Francis Paul Carrubba, George Radin, John Cocke, A hierarchical memory system including separate cache memories for storing data and instructions ,(1983)
Nicholas J. Richardson, Gabriel R. Munguia, Daniel M. McCarthy, Joseph C. Circello, Coherent cache structures and methods ,(1988)
Ackanaickenpalayam V. Chinnaswamy, Stanley A. Wilk, James H. Torrey, Data processor performance advisor ,(1990)