Page processing circuits, devices, methods and systems for secure demand paging and other operations

作者: Gregory Remi Phillippe Conti , Steven C Goss

DOI:

关键词:

摘要: A page processing circuit (Fig. 9, 1040) includes a memory 1034) for pages, processor 1030) coupled to the memory, and wiping advisor operable prioritize pages based both on type usage statistics 2730). Processes of manufacture, processes operation, circuits, devices, telecommunications products, wireless handsets systems are also disclosed.

参考文章(33)
Yannick Société Civile S.P.I.D. Deville, Control device for a buffer memory with reconfigurable partitioning ,(1995)
Brandon E. Bautz, Douglas M. Dillon, David S. Kloper, Robert D. Cassagnol, Sandra J. Weber, Apparatus for providing a secure processing environment ,(1998)
Pavlos Konas, Earl A. Killian, Marc A. Evans, Configurable memory management unit ,(2002)
Duncan G. Bryce, Rajeev Y. Nagar, Jianrong Gu, Benjamin A. Leis, David B. Cross, Scott A. Field, Encryption of system paging file ,(2003)
Gerhard D. Klassen, Robbie J. Maurice, Data store management system and method for wireless devices ,(2003)
Mehmet Iyigun, Cenk Ergan, Stuart Sechrest, Michael R. Fortin, Methods and mechanisms for proactive memory management ,(2003)
Francis X. McKeen, Gilbert Neiger, Ken Reneris, Shreekant S. Thakkar, Carl M. Ellison, James A. Sutton, Millind Mittal, Howard C. Herbert, Derrick C. Lin, Roger A. Golliver, Managing a secure environment using a chipset in isolated execution mode ,(2000)
Joseph Thomas Marino, Ronald Scott Core, Secure cryptographic processor arrangement ,(1990)