Information handling system including direct accessing of memory

摘要: A DMA control circuit with a look ahead which generates the information needed for plurality of different configurations, thus allowing dynamic adjustment during contiguous transfer cycles. By dynamically adjusting circuit, back to data reads and writes may occur no wait states inserted generating terminal count information.