A novel 12-bit current-steering DAC with two reference currents
作者： Fang-Ting Chou , Zong-Yi Chen , Hsing-Chien Chu , Chung-Chih Hung
DOI: 10.1109/ISCAS.2015.7168810
关键词:
摘要: This paper proposes a new architecture of 12-bit current-steering digital-to-analog converter (DAC) with novel biasing scheme. In the proposed DAC, two 6-bit binary-weighted current source arrays are designed reference currents. The technique allows significant area savings without impairing static accuracy. also presents method to generate dual currents, whose design is compact and consumes low power. active DAC 0.36mm2 approximately. chip was fabricated by standard 0.18μm CMOS technology, 38mW at 180MS/s update rate 1.8V supply voltage.
nctu.edu.tw参考文章(12)
K. O'Sullivan, C. Gorman, M. Hennessy, V. Callaghan, A 12-bit 320-MSample/s current-steering CMOS D/A converter in 0.44 mm/sup 2/ IEEE Journal of Solid-state Circuits. ,vol. 39, pp. 1064- 1072 ,(2004) , 10.1109/JSSC.2004.829923
J. Deveugele, M.S.J. Steyaert, A 10-bit 250-MS/s Binary-Weighted Current-Steering DAC IEEE Journal of Solid-State Circuits. ,vol. 41, pp. 320- 329 ,(2006) , 10.1109/JSSC.2005.862342
S. Hausser, S. Majoni, H. Schligtenhorst, G. Kolwe, Mismatch in diffusion resistors caused by photolithography IEEE Transactions on Semiconductor Manufacturing. ,vol. 16, pp. 181- 186 ,(2003) , 10.1109/TSM.2003.811584
K. Doris, J. Briaire, D. Leenaerts, M. Vertregt, A. van Roermund, A 12b 500MS/s DAC with >70dB SFDR up to 120MHz in 0.18μm CMOS international solid-state circuits conference. pp. 116- 588 ,(2005) , 10.1109/ISSCC.2005.1493896
J. Deveugele, G. VanderPlas, M. Steyaert, G. Gielen, W. Sansen, A gradient-error and edge-effect tolerant switching scheme for a high-accuracy DAC IEEE Transactions on Circuits and Systems I-regular Papers. ,vol. 51, pp. 191- 195 ,(2004) , 10.1109/TCSI.2003.821307
Xu Wu, Pieter Palmers, Michiel S. J. Steyaert, A 130 nm CMOS 6-bit Full Nyquist 3 GS/s DAC asian solid state circuits conference. ,vol. 43, pp. 2396- 2403 ,(2007) , 10.1109/JSSC.2008.2004527
A. Van den Bosch, M. Steyaert, W. Sansen, An accurate statistical yield model for CMOS current-steering D/A converters international symposium on circuits and systems. ,vol. 4, pp. 105- 108 ,(2000) , 10.1109/ISCAS.2000.858699
D. Marche, Y. Savaria, Y. Gagnon, An Improved Switch Compensation Technique for Inverted R-2R Ladder DACs IEEE Transactions on Circuits and Systems I-regular Papers. ,vol. 56, pp. 1115- 1124 ,(2009) , 10.1109/TCSI.2008.2008510
M.J.M. Pelgrom, A.C.J. Duinmaijer, A.P.G. Welbers, Matching properties of MOS transistors IEEE Journal of Solid-state Circuits. ,vol. 24, pp. 1433- 1439 ,(1989) , 10.1109/JSSC.1989.572629
B. Catteau, P. Rombouts, J. Raman, L. Weyten, An On-Line Calibration Technique for Mismatch Errors in High-Speed DACs IEEE Transactions on Circuits and Systems. ,vol. 55, pp. 1873- 1883 ,(2008) , 10.1109/TCSI.2008.918079