Systematic Design of High-Performance Data Converters
作者： Georges Gielen , Jan Vandenbussche , Geert Van der Plas , Walter Daems , Anne Van den Bosch
关键词:
摘要: A systematic design methodology for high-speed high-accuracy D/A converters has been demonstrated. The covers the complete flow starting from specification phase of converter as macrocell in a larger system down to fully synthesized and laid out implementation followed by verification entire with behavioral model extracted actual designed converter. well established performance-driven top-down is used synthesize Both commercially available newly developed software tools (such Mondriaan layout tool analog circuits regular array-type patterns) support this methodology. correctness effectiveness proven fabrication measurement three converters. During designs, was refined supporting were developed, which finally resulted productivity improvement factor 2.75 x.
springer.com
sci-hub.se 参考文章(18)
G.G.E. Gielen, J.E. da Franca, Computer-aided design tools for data converters-overview international symposium on circuits and systems. ,vol. 5, pp. 2140- 2143 ,(1992) , 10.1109/ISCAS.1992.230569
Behzad Razavi, Principles of Data Conversion System Design ,(1994)
F. Medeiro, B. Perez-Verdu, A. Rodriguez-Vazquez, J.L. Huertas, A vertically integrated tool for automated design of /spl Sigma//spl Delta/ modulators IEEE Journal of Solid-state Circuits. ,vol. 30, pp. 762- 772 ,(1995) , 10.1109/4.391115
Rudy J. van der Plassche, Integrated Analog-To-Digital and Digital-To-Analog Converters ,(1994)
G. Gielen, G. Debyser, K. Lampaert, F. Leyn, K. Swings, G. Der Van Plas, W. Sansen, D. Leenaerts, P. Veselinovic, W. van Bokhoven, An analogue module generator for mixed analogue/digital asic design International Journal of Circuit Theory and Applications. ,vol. 23, pp. 269- 283 ,(1995) , 10.1002/CTA.4490230403
T. Miki, Y. Nakamura, M. Nakaya, S. Asai, Y. Akasaka, Y. Horiba, An 80-MHz 8-bit CMOS D/A converter IEEE Journal of Solid-state Circuits. ,vol. 21, pp. 983- 988 ,(1986) , 10.1109/JSSC.1986.1052639
J. Bastos, A.M. Marques, M.S.J. Steyaert, W. Sansen, A 12-bit intrinsic accuracy high-speed CMOS DAC IEEE Journal of Solid-state Circuits. ,vol. 33, pp. 1959- 1969 ,(1998) , 10.1109/4.735536
J. Bastos, M. Steyaert, W. Sansen, A high yield 12-bit 250-MS/s CMOS D/A converter custom integrated circuits conference. pp. 431- 434 ,(1996) , 10.1109/CICC.1996.510591
P. Kinget, M. Steyaert, Impact of transistor mismatch on the speed-accuracy-power trade-off of analog CMOS circuits custom integrated circuits conference. pp. 333- 336 ,(1996) , 10.1109/CICC.1996.510569
A. Van den Bosch, M. Borremans, J. Vandenbussche, G. Van der Plas, A. Marques, J. Bastos, M. Steyaert, G. Gielen, W. Sansen, A 12 bit 200 MHz low glitch CMOS D/A converter custom integrated circuits conference. pp. 249- 252 ,(1998) , 10.1109/CICC.1998.694974