Jitter in ring oscillators

作者: J.A. McNeill

DOI: 10.1109/4.585289

关键词:

摘要: … jitter in the time domain. Following is a brief description of three relevant time domain … of jitter. Note that in the closed-loop cases, it is assumed that the VCO is the dominant jitter …

参考文章(36)
Steven Harris, The Effects of Sampling Clock Jitter on Nyquist Sampling Analog-to-Digital Converters and on Oversampling Delta Sigma ADCs Journal of The Audio Engineering Society. ,vol. 38, pp. 537- 542 ,(1990)
Steven Harris, How to achieve optimum performance from delta-sigma A/D and D/A converters Journal of The Audio Engineering Society. ,vol. 41, pp. 782- 790 ,(1993)
J. McNeill, Jitter in ring oscillators international symposium on circuits and systems. ,vol. 6, pp. 201- 204 ,(1994) , 10.1109/ISCAS.1994.409561
Jeff Scott, Rich Starke, Ram Ramachandran, D Pietruszynki, Steve Bell, Kelly McClellan, Ken Thompson, None, A 16 Mb/s data detector and timing recovery circuit for token ring LAN international solid-state circuits conference. pp. 150- 151 ,(1989) , 10.1109/ISSCC.1989.48237
A. Sempel, H. van Nieuwenburg, A fully-integrated HIFI PLL FM-demodulator international solid-state circuits conference. pp. 102- 103 ,(1990) , 10.1109/ISSCC.1990.110149
L. DeVito, J. Newton, R. Croughwell, J. Bulzacchelli, F. Benkley, A 52MHz And 155MHz Clock-recovery PLL international solid-state circuits conference. pp. 142- 306 ,(1991) , 10.1109/ISSCC.1991.689101
B. Lai, R.C. Walker, A Monolithic 622Mb/s Clock Extraction Data Retiming Circuit international solid-state circuits conference. pp. 144- 306 ,(1991) , 10.1109/ISSCC.1991.689102
Beomsup Kim, T.C. Weigandt, P.R. Gray, PLL/DLL system noise analysis for low jitter clock synthesizer design international symposium on circuits and systems. ,vol. 4, pp. 31- 34 ,(1994) , 10.1109/ISCAS.1994.409189
T.C. Weigandt, Beomsup Kim, P.R. Gray, Analysis of timing jitter in CMOS ring oscillators international symposium on circuits and systems. ,vol. 4, pp. 27- 30 ,(1994) , 10.1109/ISCAS.1994.409188