Multilayer wiring structure and semiconductor device having the same, and manufacturing method therefor

作者: Mototsugu Okushima

DOI:

关键词:

摘要: In a multilayer wiring structure, plurality of layers (9, 11, 13) are formed on an inorganic lowermost insulating film (2) silicon substrate (1), and organic interlayer films (14, 15, 16, 17, 18) interposed between the respective adjacent layers. Via metal (8, 10, 12) in (15, 17), openings having shape corresponding to electrode pad 18), these filled with material form patterns (3, 4, 6, 5, 7), whereby is constructed as laminate body 7). Accordingly, even when low dielectric constant used for films, durability portion impacts bonding process enhanced, both reduction parasitic capacitance enhancement strength can be achieved.

参考文章(9)
Chin-Kai Liu, Wen-Teng Wu, Pi-Chen Shieh, Ruey-Yun Shiue, Bond pad structure for the via plug process ,(1997)
Jeremy A. Theil, Chuanbin Pan, Chien Chiang, Vicky M. Ochoa, David B. Fraser, Sychyi Fang, Joyce C. Sum, Gary William Ray, Interconnect structure with hard mask and low dielectric constant materials ,(1996)
Giulio DiGiacomo, Armando S. Cammarano, Nunzio DiPaolo, Structure and method for corrosion and stress-resistant interconnecting metallurgy ,(1992)
Michael J. Gasparek, Ching C. Lee, Shou H. Chen, Kevin Jeng, Venkatesan Murali, Ameet S. Bhansali, Nicholas P. Mencinger, Bonding pad structure having an interposed rigid layer ,(1993)
Arisu Perii Kiyasariin, Ranbaato Sutandorei Chiyaaruzu, Jiyon Patoritsuku Uiriamu, Resurii Gasurii Uiriamu, Maachin Shiyaiburu Pooru, Richiyaado Maakareuit Sutanree, Deiitoritsuchi Beiyaa Kurausu, Raizuman Yakobu, Menderu Eritsuku, Aron Purisukin Uiriamu, Formation of conductive film and insulating film with same flat surface ,(1986)