Evaluation of elementary functions without range reduction

作者: Filipe A. Meireles , António J. Araújo

DOI: 10.1117/12.887120

关键词:

摘要: The evaluation of elementary functions can be performed by approximations using minimax polynomials requiring simple hardware resources. general method to calculate an function is composed three steps: range reduction, computation the polynomial in reduced argument and reconstruction. This approach allows a low-degree approximation but reduction reconstruction introduce a computation overhead. This work proposes methodology without steps. Applications that need compute may benefit from avoiding these steps if argument belongs sub-domain function. Particularly context embedded systems, applications related to digital signal processing most times require within specific interval. As a consequence not doing degree approximant increases maintain the required precision. Interval segmentation effective way overcome this issue because approximations are computed smaller intervals. proposed uses non-uniform as way to mitigate problem arising carrying out reduction. benefits that come applying interval technique are limited reconstruction steps only applies step. However, when used proposed methodology it reveals more effective. Some were implemented FPGA device. metric used characterize area occupation corresponding latency. results of each implementation compared with ones method using show latency significantly while approximately the same.

参考文章(16)
Michael B. Monagan, Gaston H. Gonnet, Keith O. Geddes, Benton Leong, Stephen M. Watt, Bruce W. Char, Maple V Library Reference Manual ,(1992)
D. Defour, F. de Dinechin, J.-M. Muller, A new scheme for table-based evaluation of functions asilomar conference on signals, systems and computers. ,vol. 2, pp. 1608- 1612 ,(2002) , 10.1109/ACSSC.2002.1197049
Chung-Hsien Wang, E. Pearse O'Grady, Performance limitations in parallel processor simulations Transactions of The Society for Computer Simulation International. ,vol. 4, pp. 311- 330 ,(1987)
Ray Andraka, A survey of CORDIC algorithms for FPGA based computers field programmable gate arrays. pp. 191- 200 ,(1998) , 10.1145/275107.275139
Ray C. C. Cheung, Dong-U Lee, Oskar Mencer, Wayne Luk, Peter Y. K. Cheung, Automating custom-precision function evaluation for embedded processors compilers, architecture, and synthesis for embedded systems. pp. 22- 31 ,(2005) , 10.1145/1086297.1086302
Florent de Dinechin, Mioara Joldes, Bogdan Pasca, Automatic generation of polynomial-based hardware architectures for function evaluation application specific systems architectures and processors. pp. 216- 222 ,(2010) , 10.1109/ASAP.2010.5540952
Dong-U Lee, A.A. Gaffar, O. Mencer, W. Luk, Optimizing hardware function evaluation IEEE Transactions on Computers. ,vol. 54, pp. 1520- 1531 ,(2005) , 10.1109/TC.2005.201
Dong-U Lee, A.A. Gaffar, O. Mencer, W. Luk, Adaptive range reduction for hardware function evaluation field-programmable technology. pp. 169- 176 ,(2004) , 10.1109/FPT.2004.1393265
Dong-U Lee, John D. Villasenor, Optimized Custom Precision Function Evaluation for Embedded Processors IEEE Transactions on Computers. ,vol. 58, pp. 46- 59 ,(2009) , 10.1109/TC.2008.124