Functional Partitioning and Simulation of Digital Circuits
作者： M.A. Breuer
关键词:
摘要: In this paper we present a method for obtaining functional partitioning of the logic computer. It is shown that given basic function to be performed, such as addition, computer can partitioned into four disjoint sets, namely active information I, semiactive flip-flops l, activated control c, and dormant D. Techniques involved in implementing algorithm an event-directed simulator three-value simulation are discussed. An application scheme part large system described.
sci-hub.se 参考文章(17)
Ernst G. Ulrich, Exclusive simulation of activity in digital networks Communications of The ACM. ,vol. 12, pp. 102- 110 ,(1969) , 10.1145/362848.362870
Irvin H Yetter, High-speed fault simulation for UNIVAC 1107 computer system Proceedings of the 1968 23rd ACM national conference on -. pp. 265- 277 ,(1968) , 10.1145/800186.810587
G. N. Stockwell, Computer Logic Testing by Simulation IRE Transactions on Military Electronics. ,vol. MIL-6, pp. 275- 282 ,(1962) , 10.1109/IRET-MIL.1962.5008446
Fred H. Hardie, Robert J. Suhocki, Design and Use of Fault Simulation for Saturn Computer Design IEEE Transactions on Electronic Computers. ,vol. EC-16, pp. 412- 429 ,(1967) , 10.1109/PGEC.1967.264644
J. S. Jephson, R. P. McQuarrie, R. E. Vogelsberg, A three-value computer design verification system IBM Systems Journal. ,vol. 8, pp. 178- 188 ,(1969) , 10.1147/SJ.83.0178
E. G. Ulrich, Programming languages for non-numeric processing---2 Proceedings of the 1965 20th national conference on -. pp. 437- 448 ,(1965) , 10.1145/800197.806065
M.A. Breuer, General survey of design automation of digital computers Proceedings of the IEEE. ,vol. 54, pp. 1708- 1721 ,(1966) , 10.1109/PROC.1966.5252
Melvin A. Breuer, Techniques for the simulation of computer logic Communications of the ACM. ,vol. 7, pp. 443- 446 ,(1964) , 10.1145/364520.364577
J. Paul Roth, Willard G. Bouricius, Peter R. Schneider, Programmed Algorithms to Compute Tests to Detect and Distinguish Between Failures in Logic Circuits IEEE Transactions on Electronic Computers. ,vol. 16, pp. 567- 580 ,(1967) , 10.1109/PGEC.1967.264743
J. Paul Roth, Diagnosis of automata failures: a calculus and a method Ibm Journal of Research and Development. ,vol. 10, pp. 278- 291 ,(1966) , 10.1147/RD.104.0278