Method for making DRAM using an oxide plug in the bitline contacts during fabrication

作者: Erik S. Jeng

DOI:

关键词:

摘要: The conventional capacitor-under-bitline (CUB) DRAM structure faces problems of high photoresist developing aspect ratio and step-height. present invention discloses a with planar upper-plate the forms an opening broader than bitline contacts at top lower-plate neighboring to isolate from contacts, step height interface between peripheral circuit cell arrays almost does not exist. Furthermore, could be solved because oxide plug during producing thick deposited on circuit. A lightly doped polysilicon is silicon wafer substrate avoid current leakage lower-plate.

参考文章(12)
John Edward Cronin, Method of making a chimney capacitor ,(1995)
Dae-Je Chin, Tae-Young Chung, Method of making stacked capacitor dram cell ,(1989)
Carlos A. Mazure, Jon T. Fitch, Keith E. Witek, Vertically oriented DRAM structure ,(1996)
Tsuboi, Nakamura, Hashimoto, Futoh, Fukuda, Hanyu, Asai, Chijimatsu, Kawamura, Yao, Takagi, Ohta, Karasawa, Iio, Onods, Inoue, Nomura, Satoh, Higashimoto, Matsumiya, Miyabo, Ikeda, Yamazaki, Miyajima, Watanabe, Kawamura, Taguchi, Itabashi, Fully Planarized Stacked Capacitor Cell With Deep And High Aspect Ratio Contact Hole For Gigs-bit DRAM symposium on vlsi technology. pp. 21- 22 ,(1997) , 10.1109/VLSIT.1997.623675
Wolfgang Roesner, Franz Hofmann, Wolfgang Krautschneider, Lothar Risch, DRAM cell arrangement and method for its manufacture ,(1996)