Performance trends in high-end processors

作者: G.A. Sai-Halasz

DOI: 10.1109/5.362754

关键词:

摘要: Based on a first order cycle time model performance trends and limits are projected for both bipolar CMOS processors. The key in identifying is the understanding of pivotal factors at any given stage technology progression. One such parameter physical area processor. In coming technologies there will be opposite demands placed system's stemming from need to reduce proportion interconnection capacitance send signals across Contrary usual perception, delays resulting wiring decrease if processor increases, while minimization signal travel times favors reducing area. system size tradeoff case processors primarily determined by power density, sizes wirability requirements. To achieve full potential CMOS, interconnections have carefully planned. room temperature uniprocessors shown very similar. highest horizon liquid nitrogen CMOS. Alternate technologies, based III-V compound devices, or more exotic quantum structures, not expected play role future general-purpose high-end systems. >

参考文章(60)
S. Konaka, T. Kobayashi, T. Matsuda, M. Ugajin, K. Imai, T. Sakai, HSST BiCMOS technology with 26 ps ECL and 45 ps 2 V CMOS inverter international electron devices meeting. pp. 493- 496 ,(1990) , 10.1109/IEDM.1990.237060
M N Kozicki, Y. Khawaja, A. Zakery, A. E. Owen, Peter Ewen, Nanostructure Physics and Fabrication Academic Press. ,(1989)
A. Masaki, Possibilities of CMOS Mainframe and its Impact on Technology R&D symposium on vlsi technology. pp. 1- 4 ,(1991) , 10.1109/VLSIT.1991.705961
W. R. Heller, C. George Hsi, Wadie F. Mikhaill, Wirability-designing wiring space for chips and chip packages IEEE Design & Test of Computers. ,vol. 1, pp. 43- 51 ,(1984) , 10.1109/MDT.1984.5005649
R C Merkle, Reversible electronic logic using switches Nanotechnology. ,vol. 4, pp. 21- 40 ,(1993) , 10.1088/0957-4484/4/1/002
Rolf Landauer, Advanced technology and truth in advertising Physica A-statistical Mechanics and Its Applications. ,vol. 168, pp. 75- 87 ,(1990) , 10.1016/0378-4371(90)90359-Z
T. Shibata, K. Kotani, T. Ohmi, Real-time reconfigurable logic circuits using neuron MOS transistors 1993 IEEE International Solid-State Circuits Conference Digest of Technical Papers. pp. 238- 239 ,(1993) , 10.1109/ISSCC.1993.280032
B.S. Landman, R.L. Russo, On a Pin Versus Block Relationship For Partitions of Logic Graphs IEEE Transactions on Computers. ,vol. C-20, pp. 1469- 1479 ,(1971) , 10.1109/T-C.1971.223159
G. F. Goth, M. L. Zumbrunnen, K. P. Moran, Dual-tapered piston (DTP) module cooling for IBM Enterprise System/9000 system Ibm Journal of Research and Development. ,vol. 36, pp. 805- 816 ,(1992) , 10.1147/RD.364.0805