Critique of Reversible Computation and other Energy Saving Techniques in Future Computational Systems
作者： Paul M. Solomon
DOI: 10.1007/978-94-009-1746-0_9
关键词: Power budget 、 Power (physics) 、 Chip 、 Point (typography) 、 Computer science 、 Energy (signal processing) 、 Capacity utilization 、 Sleep mode 、 Distributed computing 、 Theoretical computer science 、 Computation
摘要: The capability of silicon technology has increased and cost doing computation decreased to the point where vastly expanded personal computational facilities become available a large class users. In this environment energy becomes critical issue, especially for portable applications, but even in desktop, household office environments. upcoming technologies deliver performance some future yielded chip will exceed power budget allotted application desirous using that performance. concept “excess capacity” is introduced describe situation excess capacity may be traded different ways realize system solutions. This paper discuss nature kinds trade-offs, classes solutions realized.
springer.com
sci-hub.st 参考文章(10)
G.A. Sai-Halasz, Performance trends in high-end processors Proceedings of the IEEE. ,vol. 83, pp. 20- 36 ,(1995) , 10.1109/5.362754
Y. Taur, Y.-J. Mii, D. J. Frank, H.-S. Wong, D. A. Buchanan, S. J. Wind, S. A. Rishton, G. A. Sai-Halasz, E. J. Nowak, CMOS scaling into the 21st century: 0.1 mm and beyond Ibm Journal of Research and Development. ,vol. 39, pp. 245- 260 ,(1995) , 10.1147/RD.391.0245
D. Liu, C. Svensson, Trading speed for low power by choice of supply and threshold voltages IEEE Journal of Solid-state Circuits. ,vol. 28, pp. 10- 17 ,(1993) , 10.1109/4.179198
J.M.C. Stork, Technology leverage for ultra-low power information systems Proceedings of the IEEE. ,vol. 83, pp. 607- 618 ,(1995) , 10.1109/5.371969
R.M. Swanson, J.D. Meindl, Ion-implanted complementary MOS transistors in low-voltage circuits international solid-state circuits conference. ,vol. 7, pp. 146- 153 ,(1972) , 10.1109/JSSC.1972.1050260
R.H. Dennard, F.H. Gaensslen, Hwa-Nien Yu, V.L. Rideout, E. Bassous, A.R. LeBlanc, Design of ion-implanted MOSFET's with very small physical dimensions IEEE Journal of Solid-State Circuits. ,vol. 9, pp. 256- 268 ,(1974) , 10.1109/JSSC.1974.1050511
B. Davari, R.H. Dennard, G.G. Shahidi, CMOS scaling for high performance and low power-the next ten years Proceedings of the IEEE. ,vol. 83, pp. 595- 606 ,(1995) , 10.1109/5.371968
K. Itoh, K. Sasaki, Y. Nakagome, Trends in low-power RAM circuit technologies Proceedings of the IEEE. ,vol. 83, pp. 524- 543 ,(1995) , 10.1109/5.371965
W.C. Athas, L.J. Svensson, J.G. Koller, N. Tzartzanis, E. Ying-Chin Chou, Low-power digital systems based on adiabatic-switching principles IEEE Transactions on Very Large Scale Integration Systems. ,vol. 2, pp. 398- 407 ,(1994) , 10.1109/92.335009
M. Horowitz, T. Indermaur, R. Gonzalez, Low-power digital design Proceedings of 1994 IEEE Symposium on Low Power Electronics. pp. 8- 11 ,(1994) , 10.1109/LPE.1994.573184