Tunable antifuse element and method of manufacture

作者: Richard J. De Souza , Weize Chen , Jennifer H. Morrison , Moaniss Zitouni , Patrice M. Parris

DOI:

关键词:

摘要: A tunable antifuse element (102, 202, 204, 504, 952) and method of fabricating the element, including a substrate material (101) having an active area (106) formed in surface, gate electrode (104) at least portion positioned above (106), dielectric layer (110) disposed between (106). The fabrication one stepped structure (127). During operation, voltage applied creates current path through rupture plurality regions (130). is by varying thicknesses geometry layer.

参考文章(24)
F. Li, X. Yang, A.T. Meeks, J.T. Shearer, K.Y. Le, Evaluation of SiO/sub 2/ antifuse in a 3D-OTP memory IEEE Transactions on Device and Materials Reliability. ,vol. 4, pp. 416- 421 ,(2004) , 10.1109/TDMR.2004.837118
Jinbong Kim, Kwyro Lee, Hyouk-Kyu Cha, 3-Transistor OTP ROM using CMOS gate oxide antifuse ,(2004)
Nicholas Martin van Heel, Anthony J. Dally, Jack Allan Mandelman, William Robert Tonti, Claude Louis Bertin, John Atkinson Fifield, John Jesse Higgins, Intrinsic dual gate oxide MOSFET using a damascene gate process ,(2002)
Worth B. Henley, Lubek Jastrzebski, Nadim F. Haddad, Effects of iron contamination in silicon on thin oxide breakdown and reliability characteristics Journal of Non-crystalline Solids. ,vol. 187, pp. 134- 139 ,(1995) , 10.1016/0022-3093(95)00125-5
Robert Hannon, Liang-Kai Han, Subramanian S. Iyer, Mukesh V. Khare, S. Sundar Kumar Iyer, Low programming voltage anti-fuse ,(1999)