Q8WARE: Synthesis Tool for Network-on-Chip Applications
作者： Sami J Habib , Mohammad Gh Mohammad , None
DOI: 10.1109/INNOVATIONS.2006.301925
关键词:
摘要: Setting up of an assembly line for the manufacturing application-specific integrated circuits (ASICs) is very expensive, which may cost in range several hundred million dollars, and take manpower years. In this paper, we present Q8WARE tool, a small-scale version ASIC through usage Altera education FPGA board (UP2) Verilog. adaptable heterogeneous ASICs reusability hardware modules between ICs. We have explored implementation token ring to be used as network-on-chip (NoC) with various protocol reconfigurations.
sci-hub.se 参考文章(9)
S.J. Habib, A.C. Parker, i-CAD: a rapid prototyping CAD tool for intranet design rapid system prototyping. pp. 16- 23 ,(2003) , 10.1109/IWRSP.2003.1207025
L. Benini, G. De Micheli, Networks on chips: a new SoC paradigm IEEE Computer. ,vol. 35, pp. 70- 78 ,(2002) , 10.1109/2.976921
Sami J. Habib, Alice C. Parker, Synthesis and optimization of application-specific intranets University of Southern California. ,(2001)
G. Brebner, D. Levi, Networking on chip with platform FPGAs field-programmable technology. pp. 13- 20 ,(2003) , 10.1109/FPT.2003.1275726
Pierre Guerrier, Alain Greiner, A generic architecture for on-chip packet-switched interconnections design, automation, and test in europe. pp. 250- 256 ,(2000) , 10.1145/343647.343776
Kun-Wah Yip, Tung-Sang Ng, Partial-encryption technique for intellectual property protection of FPGA-based products IEEE Transactions on Consumer Electronics. ,vol. 46, pp. 183- 190 ,(2000) , 10.1109/30.826397
Radu Marculescu, Tudor Dumitras, Sam Kerner, Enabling on-chip diversity through architectural communication design asia and south pacific design automation conference. pp. 799- 805 ,(2004) , 10.5555/1015090.1015306
D. Ching, P. Schaumont, I. Verbauwhede, Integrated modeling and generation of a reconfigurable network-on-chip international parallel and distributed processing symposium. pp. 139- 145 ,(2004) , 10.1109/IPDPS.2004.1303115
S. Kumar, A. Jantsch, J.-P. Soininen, M. Forsell, M. Millberg, J. Oberg, K. Tiensyrja, A. Hemani, A network on chip architecture and design methodology ieee computer society annual symposium on vlsi. pp. 117- 124 ,(2002) , 10.1109/ISVLSI.2002.1016885