The Need for Fast Communication in Hardware-Based Speculative Chip Multiprocessors

作者: Venkata Krishnan , Josep Torrellas

DOI: 10.1023/A:1026479803767

关键词:

摘要: Chip-multiprocessor (CMP) architectures are a promising design alternative to exploit the ever-increasing number of transistors that can be put on die. To deliver high performance applications cannot easily parallelized, CMPs use additional support for speculatively executing possibly data-dependent threads an application. For cross-thread dependences must handled dynamically, made synchronize and communicate either at register level or memory level. In past, it has been unclear whether higher hardware cost register-level communication is cost-effective. this paper, we show wide-issue dynamic processors will soon populate CMPs, make fast requirement performance. Consequently, propose effective mechanism synchronization registers between on-chip processors. Our scheme adds enough enable without specializing architecture toward speculation much. Finally, our allows system achieve near ideal

参考文章(26)
Burton J. Smith, Architecture and applications of the HEP mulitprocessor computer system Society of Photo-Optical Instrumentation Engineers (SPIE) Conference Series. ,vol. 298, pp. 342- 349 ,(2000) , 10.1117/12.932535
Kathryn M. O'Brien, Charles Barton, Pradeep K. Dubey, Kevin O'Brien, Single-program speculative multithreading (SPSM) architecture: compiler-assisted fine-grained multithreading international conference on parallel architectures and compilation techniques. pp. 109- 121 ,(1995) , 10.5555/224659.224701
S. Gopal, T.N. Vijaykumar, J.E. Smith, G.S. Sohi, Speculative versioning cache high-performance computer architecture. pp. 195- 205 ,(1998) , 10.1109/HPCA.1998.650559
Jenn-Yuan Tsai, Pen-Chung Yew, The superthreaded architecture: thread pipelining with run-time data dependence checking and control speculation international conference on parallel architectures and compilation techniques. pp. 35- 46 ,(1996) , 10.1109/PACT.1996.552553
J.G. Steffan, T.C. Mowry, The potential for using thread-level data speculation to facilitate automatic parallelization high-performance computer architecture. pp. 2- 13 ,(1998) , 10.1109/HPCA.1998.650541
Blu William, Ramon Doallo, Rudolf Eigenmann, John Grout, Jay Hoeflinger, Thomas Lawrence, Jaejin Lee, David Padua, Yunheung Paek, Bill Pottenger, Lawrence Rauchwerger, Peng Tu, Parallel programming with Polaris IEEE Computer. ,vol. 29, pp. 78- 82 ,(1996) , 10.1109/2.546612
Pedro Marcuello, Antonio González, Clustered speculative multithreaded processors international conference on supercomputing. pp. 365- 372 ,(1999) , 10.1145/305138.305214
V. Krishnan, J. Torrellas, A chip-multiprocessor architecture with speculative multithreading IEEE Transactions on Computers. ,vol. 48, pp. 866- 880 ,(1999) , 10.1109/12.795218
V. Krishnan, J. Torrellas, An Direct-Execution Framework for Fast and Accurate Simulation of Superscalar Processors international conference on parallel architectures and compilation techniques. pp. 286- 293 ,(1998) , 10.5555/522344.825699
Stephen W. Keckler, William J. Dally, Marco Fillo, Yevgeny Gurevich, Nicholas P. Carter, Whay S. Lee, Andrew Chang, The M-Machine multicomputer international symposium on microarchitecture. pp. 146- 156 ,(1995) , 10.5555/225160.225187